


Clock and Gate Timing:

| SYMBOL | PARAMETER | 8253 | | 8253-5 | | UNIT |
|-----------|----------------------------|------|------|--------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | |
| t_{CLK} | Clock Period | 380 | dc | 380 | dc | ns |
| t_{PWH} | High Pulse Width | 230 | | 230 | | ns |
| t_{PWL} | Low Pulse Width | 150 | | 150 | | ns |
| t_{GW} | Gate Width High | 150 | | 150 | | ns |
| t_{GL} | Gate Width Low | 100 | | 100 | | ns |
| t_{GS} | Gate Set Up Time to CLK↑ | 100 | | 100 | | ns |
| t_{GH} | Gate Hold Time After CLK↑ | 50 | | 50 | | ns |
| t_{OD} | Output Delay From CLK↑[1] | | 400 | | 400 | ns |
| t_{ODG} | Output Delay From Gate↓[1] | | 300 | | 300 | ns |

Note 1: Test Conditions: 8253: $C_L = 100\text{pF}$; 8253-5: $C_L = 150\text{pF}$.




8255A/8255A-5 PROGRAMMABLE PERIPHERAL INTERFACE

- MCS-85™ Compatible 8255A-5
- 24 Programmable I/O Pins
- Completely TTL Compatible
- Fully Compatible with Intel® Microprocessor Families
- Improved Timing Characteristics
- Direct Bit Set/Reset Capability Easing Control Application Interface
- 40-Pin Dual In-Line Package
- Reduces System Package Count
- Improved DC Driving Capability

The Intel® 8255A is a general purpose programmable I/O device designed for use with Intel® microprocessors. It has 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. In the first mode (MODE 0), each group of 12 I/O pins may be programmed in sets of 4 to be input or output. In MODE 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining 4 pins, 3 are used for handshaking and interrupt control signals. The third mode of operation (MODE 2) is a bidirectional bus mode which uses 8 lines for a bidirectional bus, and 5 lines, borrowing one from the other group, for handshaking.


PIN CONFIGURATION



PIN NAMES

| | |
|---------------------------------|------------------------------|
| D ₁ -D ₀ | DATA BUS (BI/UNIDIRECTIONAL) |
| RESET | RESET INPUT |
| CS | CHIP SELECT |
| RD | READ INPUT |
| WR | WRITE INPUT |
| A ₁ , A ₀ | PORT ADDRESS |
| PA7-PA0 | PORT A (BIT) |
| PE7-PE0 | PORT B (BIT) |
| PC7-PC0 | PORT C (BIT) |
| V _{CC} | 15 VOLTS |
| GND | # VOLTS |

8255A BLOCK DIAGRAM



8255A FUNCTIONAL DESCRIPTION

General

The 8255A is a programmable peripheral interface (PPI) device designed for use in Intel® microcomputer systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the microcomputer system bus. The functional configuration of the 8255A is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

Data Bus Buffer

This 3-state bidirectional 8-bit buffer is used to interface the 8255A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

(CS)

Chip Select. A "low" on this input pin enables the communication between the 8255A and the CPU.




Figure 1. 8255A Block Diagram Showing Data Bus Buffer and Read/Write Control Logic Functions

(RD)

Read. A "low" on this input pin enables the 8255A to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to "read from" the 8255A.

(WR)

Write. A "low" on this input pin enables the CPU to write data or control words into the 8255A.

(A₀ and A₁)

Port Select 0 and Port Select 1. These input signals, in conjunction with the RD and WR Inputs, control the selection of one of the three ports or the control word registers. They are normally connected to the least significant bits of the address bus (A₀ and A₁).

8255A BASIC OPERATION

| A ₁ | A ₀ | RD | WR | CS | INPUT OPERATION (READ) |
|----------------|----------------|----|----|----|--------------------------|
| 0 | 0 | 0 | 1 | 0 | PORt A → DATA BUS |
| 0 | 1 | 0 | 1 | 0 | PORt B → DATA BUS |
| 1 | 0 | 0 | 1 | 0 | PORt C → DATA BUS |
| | | | | | OUTPUT OPERATION (WRITE) |
| 0 | 0 | 1 | 0 | 0 | DATA BUS → PORt A |
| 0 | 1 | 1 | 0 | 0 | DATA BUS → PORt B |
| 1 | 0 | 1 | 0 | 0 | DATA BUS → PORt C |
| 1 | 1 | 1 | 0 | 0 | DATA BUS → CONTROL |
| | | | | | DISABLE FUNCTION |
| X | X | X | X | 1 | DATA BUS → 3-STATE |
| 1 | 1 | 0 | 1 | 0 | ILLEGAL CONDITION |
| X | X | 1 | 1 | 0 | DATA BUS → 3-STATE |

(RESET)

Reset. A "high" on this input clears the control register and all ports (A, C, C) are set to the input mode.

Group A and Group B Controls

The functional configuration of each port is programmed by the system software. In essence, the CPU "outputs" a control word to the 8255A. The control word contains information such as "mode", "bit set", "bit reset", etc., that initializes the functional configuration of the 8255.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A – Port A and Port C upper (C7-C4)
Control Group B – Port B and Port C lower (C3-C0)

The Control Word Register can **Only** be written into. No Read operation of the Control Word Register is allowed.

Ports A, B, and C


The 8255A contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255A.

Port A. One 8-bit data output latch/buffer and one 8-bit data input latch.

Port B. One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

Port C. One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B.

PIN CONFIGURATION



PIN NAMES

| | |
|---------------------------------|---------------------------|
| D ₇ -D ₀ | DATA BUS (BI-DIRECTIONAL) |
| RESET | RESET INPUT |
| CS | CHIP SELECT |
| RD | READ INPUT |
| WR | WRITE INPUT |
| A ₀ , A ₁ | PORT ADDRESS |
| PATA/PAD | PORT A (BIT) |
| PBTB/PBD | PORT B (BIT) |
| PC7/PC0 | PORT C (BIT) |
| Vcc | +5 VOLTS |
| GND | 0 VOLTS |

Figure 2. 8255A Block Diagram Showing Group A and Group B Control Functions

8255A OPERATIONAL DESCRIPTION

Mode Selection

There are three basic modes of operation that can be selected by the system software:

- Mode 0 – Basic Input/Output
- Mode 1 – Strobed Input/Output
- Mode 2 – Bi-Directional Bus

When the reset input goes "high" all ports will be set to the input mode (i.e., all 24 lines will be in the high impedance state). After the reset is removed the 8255A can remain in the input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single output instruction. This allows a single 8255A to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.




Figure 3. Basic Mode Definitions and Bus Interface

Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTput instruction. This feature reduces software requirements in Control-based applications.




Figure 4. Mode Definition Format

The mode definitions and possible mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 8255A has taken into account things such as efficient PC board layout, control signal definition vs. PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

Interrupt Control Functions

When the 8255A is programmed to operate in mode 1 or mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the bit set/reset function of port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.

INTE flip-flop definition:

- (BIT-SET) – INTE is SET – Interrupt enable
- (BIT-RESET) – INTE is RESET – Interrupt disable

Note: All Mask flip-flops are automatically reset during mode selection and device Reset.

Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output.
- Outputs are latched.
- Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.






Figure 5. Bit Set/Reset Format

Operating Modes

MODE 0 (Basic Input/Output). This functional configuration provides simple input and output operations for each of the three ports. No "handshaking" is required, data is simply written to or read from a specified port.



MODE 0 (Basic Input)








MODE 0 (Basic Output)


8255A/8255A-5

MODE 0 Port Definition

| A | | B | | GROUP A | | | | GROUP B | | | |
|----------------|----------------|----------------|----------------|---------|-------------------|----|--------|-------------------|--|--|--|
| D ₄ | D ₃ | D ₁ | D ₀ | PORT A | PORT C (UPPER) | # | PORT B | PORT C (LOWER) | | | |
| 0 | 0 | 0 | 0 | OUTPUT | OUTPUT | 0 | OUTPUT | OUTPUT | | | |
| 0 | 0 | 0 | 1 | OUTPUT | OUTPUT | 1 | OUTPUT | INPUT | | | |
| 0 | 0 | 1 | 0 | OUTPUT | OUTPUT | 2 | INPUT | OUTPUT | | | |
| 0 | 0 | 1 | 1 | OUTPUT | OUTPUT | 3 | INPUT | INPUT | | | |
| 0 | 1 | 0 | 0 | OUTPUT | INPUT | 4 | OUTPUT | OUTPUT | | | |
| 0 | 1 | 0 | 1 | OUTPUT | INPUT | 5 | OUTPUT | INPUT | | | |
| 0 | 1 | 1 | 0 | OUTPUT | INPUT | 6 | INPUT | OUTPUT | | | |
| 0 | 1 | 1 | 1 | OUTPUT | INPUT | 7 | INPUT | INPUT | | | |
| 1 | 0 | 0 | 0 | INPUT | OUTPUT | 8 | OUTPUT | OUTPUT | | | |
| 1 | 0 | 0 | 1 | INPUT | OUTPUT | 9 | OUTPUT | INPUT | | | |
| 1 | 0 | 1 | 0 | INPUT | OUTPUT | 10 | INPUT | OUTPUT | | | |
| 1 | 0 | 1 | 1 | INPUT | OUTPUT | 11 | INPUT | INPUT | | | |
| 1 | 1 | 0 | 0 | INPUT | INPUT | 12 | OUTPUT | OUTPUT | | | |
| 1 | 1 | 0 | 1 | INPUT | INPUT | 13 | OUTPUT | INPUT | | | |
| 1 | 1 | 1 | 0 | INPUT | INPUT | 14 | INPUT | OUTPUT | | | |
| 1 | 1 | 1 | 1 | INPUT | INPUT | 15 | INPUT | INPUT | | | |

MODE 0 Configurations





Operating Modes

MODE 1 (Strobed Input/Output). This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In mode 1, port A and Port B use the lines on port C to generate or accept these "handshaking" signals.

Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

Input Control Signal Definition

STB (Strobe Input). A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement. IBF is set by STB input being low and is reset by the rising edge of the RD input.

INTR (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is controlled by bit set/reset of PC₄. It is reset by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.




Figure 6. MODE 1 Input




Figure 7. MODE 1 (Strobed Input)

Output Control Signal Definition

OBF (Output Buffer Full F/F). The OBF output will go "low" to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR Input and reset by ACK Input being low.

ACK (Acknowledge Input). A "low" on this input informs the 8255A that the data from port A or port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the CPU.

INTR (Interrupt Request). A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set when ACK is a "one", OBF is a "one" and INT is a "one". It is reset by the falling edge of WR.

INTE A

Controlled by bit set/reset of PC₆.

INTE B

Controlled by bit set/reset of PC₂.




Figure 8. MODE 1 Output




Figure 9. Mode 1 (Strobed Output)

Combinations of MODE 1

Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.




Figure 10. Combinations of MODE 1

Operating Modes

MODE 2 (Strobed Bidirectional Bus I/O). This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bidirectional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to MODE 1. Interrupt generation and enable/disable functions are also available.

MODE 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A).

Bi-directional Bus I/O Control Signal Definition

INTR (Interrupt Request). A high on this output can be used to interrupt the CPU for both input or output operations.

Output Operations

OBF (Output Buffer Full). The OBF output will go "low" to indicate that the CPU has written data out to port A.

ACK (Acknowledge). A "low" on this input enables the tri-state output buffer of port A to send out the data. Otherwise, the output buffer will be in the high impedance state.

INTE 1 (The INTF Flip-Flop Associated with OBF). Controlled by bit set/reset of PC₆.

Input Operations

STB (Strobe Input)

STB (Strobe Input). A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F). A "high" on this output indicates that data has been loaded into the input latch.

INTE 2 (The INTF Flip-Flop Associated with IBF). Controlled by bit set/reset of PC₄.




Figure 11. MODE Control Word




Figure 12. MODE 2






Figure 13. MODE 2 (Bidirectional)

NOTE: Any sequence where **WR** occurs before **ACK** and **STB** occurs before **RD** is permissible.
(INTR = IBF • MASK • STB • RD + OBF • MASK • ACK • WR)


MODE 2 AND MODE 0 (INPUT)



MODE 2 AND MODE 0 (OUTPUT)



MODE 2 AND MODE 1 (OUTPUT)



MODE 2 AND MODE 1 (INPUT)





Figure 14. MODE 2 Combinations

Mode Definition Summary**Special Mode Combination Considerations**

There are several combinations of modes when not all of the bits in Port C are used for control or status. The remaining bits can be used as follows:

If Programmed as Inputs —

All input lines can be accessed during a normal Port C read.

If Programmed as Outputs —

Bits in C upper (PC₇-PC₄) must be individually accessed using the bit set/reset function.

Bits in C lower (PC₃-PC₀) can be accessed using the bit set/reset function or accessed as a threesome by writing into Port C.

Source Current Capability on Port B and Port C

Any set of eight output buffers, selected randomly from Ports B and C can source 1mA at 1.5 volts. This feature allows the 8255 to directly drive Darlington type drivers and high-voltage displays that require such source current.

Reading Port C Status

In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes 1 or 2, Port C generates or accepts "hand-shaking" signals with the peripheral device. Reading the contents of Port C





Figure 15. MODE 1 Status Word Format




Figure 16. MODE 2 Status Word Format

APPLICATIONS OF THE 8255A

The 8255A is a very powerful tool for interfacing peripheral equipment to the microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 8255A is programmed by the I/O service routine and becomes an extension of the system software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the detailed operational description, a control word can easily be developed to initialize the 8255A to exactly "fit" the application. Figures 17 through 23 present a few examples of typical applications of the 8255A.




Figure 18. Keyboard and Display Interface




Figure 17. Printer Interface




Figure 19. Keyboard and Terminal Address Interface




Figure 20. Digital to Analog, Analog to Digital

Figure 22. Basic Floppy Disc Interface




Figure 21. Basic CRT Controller Interface

Figure 23. Machine Tool Controller Interface

ABSOLUTE MAXIMUM RATINGS*

| | |
|---|-----------------|
| Ambient Temperature Under Bias | 0°C to 70°C |
| Storage Temperature | -65°C to +150°C |
| Voltage on Any Pin With Respect to Ground | 0.5V to +7V |
| Power Dissipation | 1 Watt |

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = +5\text{V} \pm 5\%$; $\text{GND} = 0\text{V}$


| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
|----------------------|---------------------------------------|------|---------------|-----------------------------------|---|
| V_{IL} | Input Low Voltage | -0.5 | 0.8 | V | |
| V_{IH} | Input High Voltage | 2.0 | V_{CC} | V | |
| $V_{OL}(\text{DB})$ | Output Low Voltage (Data Bus) | 0.45 | V | $I_{OL} = 2.5\text{mA}$ | |
| $V_{OL}(\text{PER})$ | Output Low Voltage (Peripheral Port) | 0.45 | V | $I_{OL} = 1.7\text{mA}$ | |
| $V_{OH}(\text{DB})$ | Output High Voltage (Data Bus) | 2.4 | V | $I_{OH} = -400\mu\text{A}$ | |
| $V_{OH}(\text{PER})$ | Output High Voltage (Peripheral Port) | 2.4 | V | $I_{OH} = -200\mu\text{A}$ | |
| $I_{DAR}^{(1)}$ | Darlington Drive Current | -1.0 | -4.0 | mA | $R_{EXT} = 750\Omega$; $V_{EXT} = 1.5\text{V}$ |
| I_{CC} | Power Supply Current | | | mA | |
| I_{IL} | Input Load Current | +10 | μA | $V_{IN} = V_{CC}$ to 0V | |
| I_{OFL} | Output Float Leakage | +10 | μA | $V_{OUT} = V_{CC}$ to 0V | |

Note 1: Available on any 8 pins from Port B and C.

CAPACITANCE

$T_A = 25^\circ\text{C}$; $V_{CC} = \text{GND} = 0\text{V}$

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT | TEST CONDITIONS |
|-----------|-------------------|------|------|------|-------------|---------------------------------|
| C_{IN} | Input Capacitance | | | 10 | pF | $f_C = 1\text{MHz}$ |
| $C_{I/O}$ | I/O Capacitance | | | 20 | pF | Unmeasured pins returned to GND |



* V_{EXT} is set at various voltages during testing to guarantee the specification.

Figure 24. Test Load Circuit (for dB)

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C ; $V_{CC} = +5V \pm 5\%$; $\text{GND} = 0V$ **Bus Parameters**

Read:

| SYMBOL | PARAMETER | 8255A | | 8255A-5 | | UNIT |
|----------|-------------------------------------|-------|------|---------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | |
| t_{AR} | Address Stable Before READ | 0 | | 0 | | ns |
| t_{RA} | Address Stable After READ | 0 | | 0 | | ns |
| t_{RR} | READ Pulse Width | 300 | | 300 | | ns |
| t_{RD} | Data Valid From READ ^[1] | | 250 | | 200 | ns |
| t_{DF} | Data Float After READ | 10 | 150 | 10 | 100 | ns |
| t_{RV} | Time Between READs and/or WRITEs | 850 | | 850 | | ns |

Write:

| SYMBOL | PARAMETER | 8255A | | 8255A-5 | | UNIT |
|----------|-----------------------------|-------|------|---------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | |
| t_{AW} | Address Stable Before WRITE | 0 | | 0 | | ns |
| t_{WA} | Address Stable After WRITE | 20 | | 20 | | ns |
| t_{WW} | WRITE Pulse Width | 400 | | 300 | | ns |
| t_{DW} | Data Valid to WRITE (T.E.) | 100 | | 100 | | ns |
| t_{WD} | Data Valid After WRITE | 30 | | 30 | | ns |

Other Timings:

| SYMBOL | PARAMETER | 8255A | | 8255A-5 | | UNIT |
|-----------|------------------------------------|-------|------|---------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | |
| t_{WB} | WR = 1 to Output ^[1] | | 350 | | 350 | ns |
| t_{IR} | Peripheral Data Before RD | 0 | | 0 | | ns |
| t_{HR} | Peripheral Data After RD | 0 | | 0 | | ns |
| t_{AK} | ACK Pulse Width | 300 | | 300 | | ns |
| t_{ST} | STB Pulse Width | 500 | | 500 | | ns |
| t_{PS} | Per. Data Before T.E. of STB | 0 | | 0 | | ns |
| t_{PH} | Per. Data After T.E. of STB | 180 | | 180 | | ns |
| t_{AD} | ACK = 0 to Output ^[1] | | 300 | | 300 | ns |
| t_{KD} | ACK = 1 to Output Float | 20 | 250 | 20 | 250 | ns |
| t_{WOB} | WR = 1 to OBF = 0 ^[1] | | 650 | | 650 | ns |
| t_{AOB} | ACK = 0 to OBF = 1 ^[1] | | 350 | | 350 | ns |
| t_{SIB} | STB = 0 to IBF = 1 ^[1] | | 300 | | 300 | ns |
| t_{RIB} | RD = 1 to IBF = 0 ^[1] | | 300 | | 300 | ns |
| t_{RIT} | RD = 0 to INTR = 0 ^[1] | | 300 | | 300 | ns |
| t_{SIT} | STB = 1 to INTR = 1 ^[1] | | 400 | | 400 | ns |
| t_{AIT} | ACK = 1 to INTR = 1 ^[1] | | 300 | | 300 | ns |
| t_{WIT} | WR = 0 to INTR = 0 ^[1] | | 350 | | 350 | ns |
| | | | 850 | | 850 | ns |


Notes: 1. Test Conditions: 8255A: $C_L = 100\text{pF}$; 8255A-5: $C_L = 150\text{pF}$.2. Period of Reset pulse must be at least 50 μs during or after power on.
Subsequent Reset pulse can be 500 ns min.

Figure 25. Input Waveforms for A.C. Tests




Figure 26. MODE 0 (Basic Input)




Figure 27. MODE 0 (Basic Output)

8255A/8255A-5




Figure 28. MODE 1 (Strobed Input)

8255A/8255A-5




Figure 30. MODE 2 (Bidirectional)

NOTE: Any sequence where \overline{WR} occurs before \overline{ACK} and \overline{STB} occurs before \overline{RD} is permissible.
(INTR = IBF • MASK • STB • RD + OBF • MASK • ACK • WR)

Figure 29. MODE 1 (Strobed Output)

