

# 8255A Programmable Peripheral Interface Applications

### by Alan Ebright


INTRODUCTION2-6	4
OVERVIEW	<b>j</b> 4
8080 CPU MODULE INTERFACE2-6	34
PERIPHERAL INTERFACE SECTION2-6	6
INTERNAL LOGIC SECTION	37
Mode Definition.         2-6           Bit Set/Reset.         2-6	00
INTERRUPT CONTROL LOGIC STATUS WORDS2-6	ô9
SOFTWARE CONSIDERATION2-1	71
MODE 0 — STATUS DRIVEN PERIPHERAL INTERFACE	73
8255A To Perlpheral Hardware Interface       2-         8080 CPU Module To 8255A Interface       2-         Mode 0 Interface Software       2-         Summary/Conclusions       2-	75 76
MODE 1 — INTERRUPT DRIVEN PRINTER INTERFACE2-	-78
CPU Module To 8255A Interface         2-           8255A To Peripheral Interface         2-           Mode 1 Software Driver         2-           Summary/Conclusions         2-	-79 -80
MODE 2 8080 TO 8080 INTERFACE	83
Hardware Discussion	-63
APPENDIX A — 8255A QUICK REFERENCE	:-90

#### INTRODUCTION

Microprocessor-based system designs are a costeffective solution to a wide variety of problems. When a system designer is presented with the task of selecting a microprocessor for a design, the capabilities of the microprocessor should not be the only consideration. The microprocessor should be an element of a compatible family of devices. The MCS-80 component family is a group of compatible devices which have been designed to directly address and solve the problems of microprocessor-based system design. One member of the MCS-80 component family is Intel's 8255A programmable peripheral interface chip. This device replaces a significant percentage of the logic required to support a variety of byte oriented Input/ Output interfaces. Through the use of the 8255A, the I/O interface design task is significantly simplified, the design flexibility is increased, and the number of components required is reduced.

This application note presents detailed design examples from both the hardware and software points of view. Since the 8255A is an extremely flexible device, it is impossible to list all of the applications and configurations of the device. A number of designs are presented which may be modified to fulfill specific user interface requirements.

Detailed design examples are discussed within the context of the 8080 system shown in Figure 1. The basic 8080 system is composed of the CPU module, rnemory module, and the I/O module. CPU module and memory module design are discussed



within other Intel publications. This application note deals exclusively with I/O module design. It is assumed that the reader is familiar with the MCS-80 User's Manual and/or the MCS-85 User's Manual, particularly the 8255A device description.

#### **OVERVIEW OF THE 8255A**

The 8255A block diagram shown in Figure 2 has been divided into three sections: 8080 CPU Module Interface, Peripheral Interface, and the Internal Logic.




Figure 2. 8255A Block Diagram

### 8080 CPU MODULE INTERFACE


The 8255A is a compatible member of the MCS-80 component family and, therefore, may be directly interfaced to the 8080. Figure 3 displays one method of interconnecting the 8255A and an 8080 CPU module. The 8080 CPU module consists of the 8080A CPU, the 8224 Clock Generator, and the 8228 System Controller. The system shown in Figure 3 utilizes a linear select scheme which dedicates an address line as an exclusive enable (chip select) for each specific I/O device. The chip select signal is used to enable communication between the selected 8255A and the 8080 CPU. I/O Ports A, B, C, or the Control Word Register are selected by the two port select signals (A1, A0). These signals (A1 and A0) are driven by the least significant bits of the address bus. The I/O port select characters required by this configuration are shown in Figure 4.

When a system utilizing the linear select scheme is implemented, a maximum of six I/O devices may be selected. If more than six I/O devices must be addressed, the six device select bits must be encoded to generate a maximum of 64 device select lines. Note that when large systems are implemented, bus loading considerations may require that bus drivers be included in the CPU module. The MCS-80 component family contains parts which are designed to perform this function (8216, 8226).

The 8255A I/O read (RD) and I/O write (WR) signals may be directly driven by the 8228. This results in an isolated I/O architecture where 8080 Input/Output instructions are used to reference an independent I/O address space. An alternate approach is memory mapped I/O. This architecture treats an area of memory as the I/O address space. The memory mapped I/O architecture utilizes 8080 memory reference instructions to access the I/O address space. Interfacing with the 8080 is outlined in Chapter 3 of the "8080 Microcomputer User's Manual".

The most important feature of the 8255A to 8080 CPU Module Interface is that for small system designs the 8255A may be interfaced directly to

the standard MCS-80 component family with no external logic. Minimum external logic is required in large system designs.



Haxadecimal Port Select Character (Used with IN or OUT Instructions)
FB F9
FA FB
F4 F5
F8 F7

Figure 4. I/O Port Select Characters




Figure 3. Linear Select 8255A Interconnect

### PERIPHERAL INTERFACE SECTION

The peripheral interface section contains 24 peripheral interface lines, buffers, and control logic. The characteristics and functions of the interface lines are determined by the operating mode selected under program control. The flexibility of the 8255A is due to the fact that the device is programmable. Three modes of operation may be selected under program control: Mode 0 - Basic Input/Output, Mode 1 - Strobed Input/Output with interrupt support, and Mode 2 - Bidirectionalbus with interrupt support. Through selecting the correct operating mode, the interface lines may be configured to fulfill specific interface requirements. The characteristics of the interface lines within each mode must be understood so that the designer may utilize the 8255A to achieve the most efficient design. Table I lists the basic features of the peripheral interface lines within each mode group. Figure 5 shows the grouping of the peripheral interface lines within each mode.

### Table I. Features of Peripheral Interface Lines Mode 0 - Basic Input/Output Two 8-bit ports Two 4-bit ports with bit set/reset capability Outputs are latched Inputs are not latched Mode 1 - Strobed Input/Output One or two strobed ports Each Mode 1 port contains: 8-bit data port 3 control lines Interrupt support logic Any port may be input or output If one Mode 1 port is used, the remaining 13 lines may be configured in Mode 0. If two Mode 1 ports are used, the remaining 2 bits may be input or output with bit set/reset capability. Mode 2 - Strobed Bidir ectional Bus One bidirectional bus which contains:

8-bit bidirectional bus supported by Port A

The remaining 11 lines may be configured in either

Inputs and outputs are latched

5 control lines Interrupt support logic

Mode 0 or Mode 1.

One feature of Port C is important to note. Each Port C bit may be individually set and reset. Through the use of this feature, device strobes may be easily generated by software without utilizing external logic. The Mode 1 and Mode 2 configurations use a number of the Port C lines for interrupt control lines. Thus, the 8255A contains a large portion of the logic required to implement an interrupt driven I/O interface. This feature simplifies interrupt driven hardware design and saves a significant amount of the external logic that is normally required when less powerful I/O chips are used. In fact, the design examples contained in this application note describe how interrupt driven interfaces may be designed such that the only interrupt control logic required is that contained in the 8255A.




Figure 5. Grouping of Peripheral Interface Lines

#### INTERNAL LOGIC SECTION

The internal logic section manages the transfer of data and control information on the internal data bus (refer to Figure 2). If the port select lines (A) and An) specify Ports A. B. or C. the operation is an I/O port data transfer. The internal logic will select the specified I/O port and perform the data transfer between the I/O port and the CPU interface. As was previously mentioned, both the functional configuration of each port and bit set/reset on Port C are controlled by the system's software. When the control word register is selected, the internal logic performs the operation described by the control word. The control word contains an opcode field which defines which of the two functions are to be performed (mode definition or bit set/reset).

#### Mode Definition

CONTROL WORD

When the opcode field (Bit 7) of the control word is equal to a one, the control word is interpreted by the 8255A as a mode definition control word. The mode definition control word (shown in Figure 6) is used to specify the configuration of the


24 8255A peripheral interface lines. The system's software may specify the modes of Port A and Port B independently. Port C may be treated independently or divided into two portions as required by the Port A and Port B mode definitions.

Example #1: This example demonstrates how a mode control word is constructed and issued to an 8255A. The mode control word is passed to the device through the use of an output instruction that references an 8080 I/O port address. The value of the I/O port address is determined by the 8080 CPU interface implemented. This example references the I/O port addresses realized by the simple 8080 to 8255A interface shown in Figure 3.

If an 8255A is to be configured through the use of the mode control word interface as:

Port A	Mode 0 Input
Port B	Mode 1 Output
Port C	Bits PC7-PC4 Output
Port C	Rit 3 Innut

The following mode control word is used:



8255A + 1 CONTROL WORD REGISTER ISSUE MODE CONTROL WORLD

> A 1001010101 GET MODE CONTROL WORD REGISTER

Figure 6. Mode Definition Control Word



2-67

1 - MODE SET

#### Bit Set/Reset

When the opcode field (Bit 7) of the control word is equal to a zero, the control word is interpreted by the 8255A as a Port C bit set/reset command word (see Figure 7). Through the use of the bit set/reset command, any of the 8 bits on Port C may be independently set or reset. Note that control word bits 6-4 are not used. Bits 6-4 should be set to zero.





Figure 7. Bit Set/Reset Control Word

Example #2: This example demonstrates how a Port C bit set/reset control word is constructed and issued to an 8255A. The bit set/reset control word is passed to the device through the use of an output instruction that references an 8080 1/O port address. The value of the 1/O port address is determined by the 8080 CPU interface implemented. This example references the 1/O port addresses realized by the simple 8080 to 8255A interface shown in Figure 3.

### Control word (see Figure 7).



The assembly language program is:



NOTE: An MVI instruction is used to load the reset bit 3 control word into the A register. Since it is known that the set bit control word is already in the A register, a "DCR A" Instruction could be used to generate the correct control word and save one byte of code.


00000111 - 1 = 00000110 (RESET BIT 3 CONTROL WORD)

Example #3: This example demonstrates one simple method of performing a bit set/reset operation on Ports A and B. The state of any output port may be determined by reading the port. The assembly language program which may be used to set/reset Port A or B bits is:


PORTA	EQU	OF8H	: 8255A #1 PORT A
;	SET BI	TO	
,	IN ORI OUT	PORTA 01H PORTA	GET STATE OF PORT SET BIT 0 OUTPUT TO PORT
	RESET	BITO	
;	IN ANI OUT	PORTA OFEH PORTA	GET STATE OF PORT RESET BIT 0 OUTPUT TO PORT

## INTERRUPT CONTROL LOGIC STATUS WORDS

As previously mentioned, the 8255A Mode 1 and Mode 2 configurations support interrupt control logic. If a read of Port C is issued when the 8255A is configured in Mode 1, the software will receive the Mode 1 status word shown in Figure 8. The bits in the status word correspond to the state of the associated Port C lines (buffer full, interrupt request, etc.). The INTE bit shown in the status word corresponds to the interrupt enable flip-flop contained in the 8255A. This signal is not available externally. The structure of the Mode 1 status word varies as a function of the mode of the 8255A. Example #4 shows the status word which results from reading Port C from an 8255A which is configured with Port A Mode 1 input and Port B Mode 1 output.



After the 8255A mode control word has been issued, a READ of Port C will obtain the following Mode I status word:



NOTE: The Port C I/O bits D7 and D6 should be modified through the use of the Port C bit set/reset command word. If a write to Port C is issued, the INTFA and INTEB bits may be inadvertently modified by the user. The IBFA, INTRA, OBFB, and INTRB bits will not be modified by either a write to Port C or a bit set/reset command. These four bits always reflect the state of the interrupt control logic.

Group B




Figure 8. Mode 1 Status Word

#### Example #4 - MODE 1 STATUS WORD

If an 8255A is to be configured through the use of the mode control word interface as:

Port A	Mode I Input
Port B	Mode 1 Output
Port C	Bits 6 & 7 Output


The following mode control word is used:

Note that the Mode 2 status word (shown in Figure 9) differs from the Mode 1 status word. The format of the status word data bits  $D_2 - D_0$  are defined by the specification of the Port B configuration. Example #5 shows the structure of the Mode 2 status word when the 8255A is configured with Port A Mode 2 (bidirectional bus) and Port B Mode 1 input.

The Mode I and Mode 2 status words reflect the state of the interrupt logic supported by the 8255A.

Example #6 demonstrates how the interrupt enable bits are controlled through the use of the Port C bit set/reset feature. The application examples provide a more detailed explanation of the use of the Port C status word in the Mode I and Mode 2 configurations.

After the 8255A mode control word has been issued, a read of Port C will obtain the following Mode 2 status word:



Example #6 — MODE 2 INTERRUPT ENABLE/ DISABLE

The Mode 2 status word shown in Figure 9 contains two interrupt enable bits:

INTE<sub>1</sub> - Bit 6 - Enable output interrupts INTE<sub>2</sub> - Bit 4 - Enable input interrupts

Bit set/reset control words may be constructed which may be used to control the INTE bits.

Set Bit 6 (Enable Output Interrupts ) = 00001101 Binary

Reset Bit 6 (Disable Output Interrupts) = 00001100 Binary

Set Bit 4 (Enable Input Interrupts) = 00001001 Binary

Reset Bit 4 (Disable Input Interrupts) = 00001000 Binary


Example #5 – MODE 2 STATUS WORD

If the 8255A is to be configured as follows:

Figure 9. Mode 2 Status Word

Port A Mode 2 Bidirectional Bus Port B Mode 1 Input

The following mode con trol word is used:



The control words shown were constructed from the standard bit set/reset format shown in Figure 7.

The value of CWR used in the following program example corresponds to the 8080 configuration shown in Figure 3.



### SOFTWARE CONSIDERATIONS

Regardless of the mode selected, the software must always issue the correct mode control word after a reset of the device. Generally, an initialization routine is constructed which issues the correct mode control word, sets up the initial state of the control lines, and initializes any program internal data.

Many of the software requirements of the 8255A vary as a function of the mode selected. The simplest mode supported by the device is Mode 0 (Basic Input/Output). Generally, Mode 0 is used for simple status driven device interfaces (no interrupts). Figure 10 illustrates sample software that could be used to support such interfaces. Most devices support a BUSY or READY signal which is used to determine when the device is ready to input or output data and a DATA STROBE which is used to request data transfer (DATA STROBE may easily be generated with the Port C bit set/ reset feature). In the Mode 0 configuration, Ports A and B are used to input/output byte oriented data. Port C is used to input 8255A status, peripheral status and to drive peripheral control lines. When the Mode 1 and Mode 2 configurations are used, the software is generally required to support interrupts. Software routines written for an interrupt driven environment tend to be more complex than status driven routines. The added complexity is due to the fact that interrupt driven systems are constructed such that other software tasks are run while the I/O transaction is in progress. A software routine that controls a peripheral device is generally referred to as a device driver. One method of implementing an interrupt driven device driver is to partition the device driver into a "Command Processor" and an "Interrupt Service Routine". The command processor is the module that validates




Figure 10. Sample Status Driven Software Flowchart

and initiates user program requests to the device driver. A common method of passing information between the various software programs is to have the requesting routine provide a device control block in memory. A sample device control block is shown in Table II.

Table II. Sample Device Control Block

NAME	DESCRIPTION
Status	This 1-byte field is used to transmit the status of the I/O transaction (busy, complete, etc.).
Opcode	This 1-byte field defines the type of I/O (READ, WRITE, etc.).
Buffer Address	This 2-byte field specifies the source/destination of the data block.
Character Count	This 1-byte field is a count of the number of characters involved in the transaction.
Character Transferred Count	This 1-byte count of the number of characters which were actually transferred.
Completion Address	This 2-byte field is the address of the user supplied completion routine which will be called after the I/O has been performed.

The command process or validates the transaction and initiates the operation described by the control block. Control is then returned to the requestor so that other processing may proceed. The interrupt service routine processes the remainder of the transaction.

The interrupt service routine supports the following functions:

- The state of the machine (registers, status, etc.) must be saved so that it may be restored after the interrupt is processed.
- 2. The source of the interrupt must be determined. The hardware may support a register which indicates the interrupting device, or the software may poll the devices through interrogating the Port C status word of each 8255A.
- 3. Data must be passed to or from the device.
- 4. Control must be passed to the requesting routine at the completion of the I/O.
- 5. The state of the machine must be restored before returning to the interrupted program.




Figure 11. Command Processor

Figures 11 and 12 are simplified flowcharts of one of the many methods of implementing command processor and interrupt service routine modules.

The rest of this application note presents specific application examples. All of the 8080 assembly language programs supplied with the application examples use the standard Intel 8080 assembly language mnemonics. The programs discussed use the program equate statement to specify all hardware related data. Equate statements are used so that all references to an I/O port may be changed through a simple reassignment of the port address in the equate statement.




Figure 12. Interrupt Service Routine

## MODE 0 – STATUS DRIVEN PERIPHERAL INTERFACE

This design example shows how a single 8255A in Mode 0 may be used to develop a status driven interface (no interrupts) for the Centronics 306 character printer, the Remex paper tape punch, and the Remex paper tape reader.

### 8255A To Peripheral Hardware Interface

The first step in the design is to examine the specification for the peripheral devices and identify the control and data signals which must be supported by the interface. Table III lists the signals which were chosen to be supported by the 8255A interface. All three of the devices support the standard

Table III. Peripheral Interface Signals


CHARACTER	RPRINTER
Name:	DATA 0-DATA 7
Definition	<ul> <li>Input data levels. A high signal represents a binary 1 and a low signal represents a binary 0. These eight lines are the data lines to the printer.</li> </ul>
Name:	DATA STROBE
Definition:	A 0.5 µsec pulse (minimum) used to trans- fer data from the 8255A to the printer.
Name:	BUSY
Definition:	The level indicating that the printer cannot receive data.
PAPER TAPE	PUNCH
Name:	TRACKS 1-8 DATA INPUT
Definition:	Input data levels. A high signal causes a hole to be punched on the associated track. These eight lines are the data lines to the printer.
Name:	PUNCH COMMAND INPUT
Definition:	A true condition moves the tape and initiates punching the tape. This signal is actually a data strobe.
Name:	PUNCH READY OUTPUT
Definition:	True signal indicates that the punch is ready to accept a punch command. This is the punch busy line.
APER TAPE R	EADER
Name:	DATA TRACK OUTPUTS
Definition:	True signal indicates data track hole. These eight lines are the data lines from the punch.
Name:	DRIVE RIGHT
Definition:	True signal drives the tape to the right and reads a character. This signal is actually the data strobe (initiate read signal).
Name:	DATA READY OUTPUT
Definition:	True signal indicates data track outputs are in "On character" condition. This signal is the reader busy line.

BUSY/DATA STROBE interface discussed previously (see Figure 10). Figure 13 is a block diagram of the interface design. The 8255A Port A is configured as a Mode 0 output port which is used to support the printer and the paper tape punch data bus. Port B is configured as a Mode 0 input port and is used to input the paper tape reader data. Three of the Port C lower bits (PC<sub>2</sub>-PC<sub>0</sub>) configured in input mode are used to input the device busy indications. Three of the Port C upper bits (PC<sub>6</sub>-PC<sub>4</sub>) configured in output mode are used to support the device strobe signals required by each device.

The drive requirements of the interface lines are a function of the peripheral interface circuitry, the length of the interface cable, and the environment in which the unit is running. In this particular design example, all output lines from the 8255A to the peripherals were buffered through a 7407 buffer/driver. The input lines from the peripherals were fed directly into the Port C and Port B inputs.


### 8080 CPU Module To 8255A Interface

The schematic of the completed hardware design is shown in Figure 14. The CPU module design shown is the design which was implemented for Intel's SDK 80 kit board. The 8255A is addressed through the use of an isolated 1/O architecture utilizing a linear select scheme. Address bits  $A_1$  and  $A_0$  are used to select the 8255A port. Address bit  $A_3$  is the exclusive enable for 8255A #1. Examination of the schematic shows that all of the 8255A interface lines are directly driven by the CPU module.



DIF 1 OUTPUT DATA BUS BUFFERED WITH 7407 7 ALL 8255A OUTPUT LINES ARE PULLED UP TO 15 V AT THE PERIPHERAL

Figure 13. Interface Block Diagram



Mode 0 Interface Software

SDK 80 Schematic

14.

Figure

An initialization routine and three device drivers (one for each peripheral device) are required to support the peripheral interface. The I/O port addresses implemented by the hardware are shown in Figure 15. The unused chip select bits are set to one so that chip select conflicts will not result if the unused bits are required by an expanded system.




Figure 15. I/O Port Addresses

Note that the initialization routine issues the mode control word (shown in Figure 16). It also sets the low true DATA STROBE signals to an inactive (high) state.





Figure 16. Mode Control Word





The three peripheral drivers which follow all have the basic structure discussed previously. Consider the printer routine. Here the user routine places an ASCII data character in the C-register and passes control to the LPST location through a subroutine call. The printer driver interrogates the status of the printer by reading Port C. If the printer is busy, the routine will loop until the printer is idle. When the printer is ready to accept a data character, the character is placed on the Port A lines and a DATA STROBE is generated. After generating the DATA STROBE, the driver executes a subroutine return to the caller.

The DATA STROBE signals to the devices are generated through the use of the Port C bit set/reset feature. The bit set/reset control words used are shown in Figure 17.

### Summary/Conclusions

This design example discussed the basic hardware and software required to handle a simple device interface. The 8255A will easily accommodate a more complex interface design which utilizes additional interface lines supported by the peripheral.






Figure 17. Bit Set/Reset Control Words

For instance, one of the spare Port C output lines may be used to control the punch direction. Support of this additional feature would require minor modification of the device driver so that the punch direction line could be specified by the user routine.

Through consideration of this example, the use of the 8255A in Mode 0 should become evident.



```
SOOD DEFT SOOT THE TOTAL CONTROLLER STATES DELIVER SEE IN MASS OF THE SOOT THE STATES DELIVER SOOT THE STATES OF T
```



### MODE 1 INTERRUPT DRIVEN PRINTER INTERFACE

The status driven interface described in the previous example required the software driver to poll the device status for completion. An alternate approach is to construct the device interface such that an interrupt is used to signal the completion of the operation. When an interrupt driven interface is utilized, the time that was dedicated to polling can be used to perform other functions and the effective processor through-put is increased. This example demonstrates how an 8255A configured in Mode I may be used to develop an interrupt driven interface for the Centronics 306 character printer.

### CPU Module To 8255A Interface

The 8080 bus interface implemented for this example is the same as the Mode 0 example with the addition of interrupt support. Interrupt support is implemented through the use of a special feature of the 8228 System Controller. If only one interrupt vector is required (such as in small systems), the 8228 can automatically assert an RST 7 instruction onto the data bus at the proper time. This option is selected by connecting the INTA output of the 8228 to the +12-volt supply through a 1 K ohm series resistor.

The Mode 1 interrupt support logic of the 8255A provides an interrupt request line for each port. The 8255A interrupt request line (INTRA) must be connected to the INT line of the 8080. A 10K ohm pullup resistor is used to insure that the VIH requirements of the 8080 are met.

### 8255A To Peripheral Interface

The interrupt driven configuration control signal interface to the printer is different than the status driven interface: Instead of a BUSY/DATA STROBE interface, a DATA STROBE/ACK interface is supported. The ACK signal notifies the 8255A that a character transferred to the printer by a DATA STROBE has been accepted. After an ACK is issued the printer is considered idle. The block diagram shown in Figure 18 displays the interface signals used.

The Mode 1 interrupt driven peripheral support signals used are:

PA7-PA0 - Output Data

Used to support the printer data


- Output Buffer Full OBF

This lime goes low when data is placed in the output buffer. The OBF signal may be used as a data strobe signal when interfacing to peripherals which do not require a pulsed input. The Centronics 306 requires a pulsed DATA STROBE signal. This signal is supported by Port C bit 0.

ACK

- ACKnowledge

This line is used to signal the 8255A that the device has accepted the data. This line is supported by the printer ACKNLG signal.



1. DATA BUS BUFFERED WITH 7407.
2. ALL 8255A OUTPUT LINES ARE PULLED UP TO +5 V AT THE PERIPHERAL

Figure 18. Interface Block Diagram

#### Mode 1 Software Driver

The software driver implemented for this example utilizes the typical interrupt driven software structure outlined previously. The initialization routine issues the mode control word (shown in Figure 19) to the 8255A after reset of the device. The initialization routine also places a jump to the interrupt service routine in the interrupt location for RST 7. The command processor is started by the user routine through a subroutine call to PSTRT, with the address of the control block in the D and E registers (the control block format is shown in Table IV). The command processor insures that an I/O operation is not already in progress, starts the I/O, enables interrupts, and returns to the caller so that other processing may proceed.

After a character is placed in the output buffer, the DATA STROBE signal is generated through the use of the Port C bit set/reset feature. When the ACK is generated by the printer, the buffer full indication is cleared and the 8255A generates an interrupt. If interrupts are enabled, the interrupt request is serviced by the 8080 CPU through disabling processor interrupts and then executing the instruction at location 38 hexadecimal in program memory. The interrupt service routine saves the processor state and polls the 8255A to determine the source of the interrupt. Once the interrupting device is located, the control block is used to locate the next data character for transfer to the 8255A output buffer. After the entire buffer has been printed, the interrupt service routine passes control to the user-supplied completion routine. Before returning from the interrupt, the state of the processor is restored.




Figure 19. Mode Control Word

Table IV. Printer Software Control Block


NAME	POSITION	DEFINITION
Status	Byte 0	A 1-byte field which defines the completion status of an 1/O.
		00 = Good completion
	1	01 = Error - command already in progress
Buffer Address	Byte 1, 2	Pointer to the start of the data to print.
Character Count	Byte 3	Count of the number of characters to print.
Character	Byte 4	The number of characters transferred.
Transferred Count	1	
Completion	Byte 5, 6	Address of a user supplied routine which will be called after the I/O has
Address		been performed.

- 1. An opcode field is not required because WRITE is the only operation performed
- 2. The control block must reside above location FF Hex


There are a number of error conditions which may occur, such as an interrupt from a device which does not have a control block in progress, or an interrupt when polling establishes that no device requires service. Neither of these errors should occur, but if they do, the driver should perform in a consistent fashion. The recovery routines implemented to handle error conditions are determined by the particular applications environment.


#### Summary/Conclusions

When utilized in a small system design, the 8255A interrupt support logic provides all of the capabilities required to implement an interrupt driven hardware interface without the use of external logic. In larger system designs, the designer may chose to use additional hardware to determine the source of interrupt requests without software polling. The software design required by an interrupt driven system is inherently more complex than the status driven interface. If an interrupt driven system is required the added complexity is a small price to pay for a significant increase in system through-put.









#### MODE 2 - 8080 TO 8080 INTERFACE

Due to the drastic reduction of hardware costs, system designs which utilize multiple CPU Modules are becoming more common. An 8080 may be configured as a master CPU and used to control multiple 8080 slave modules which act as intelligent I/O controllers. When multiple CPUs are utilized, a method of processor intercommunication must be supported. Figure 20 is a block diagram of one method of implementing a master/slave interface through the use of the 8255A Mode 2 bidirectional bus.

#### Hardware Discussion

Two complete 8080 systems are required for this example. Intel's SBC 80/10 OEM board is used as the master CPU module and Intel's SDK 80 board is used as the slave CPU. The SBC 80/10 supports an 8255A which is configured in Mode 2. The 8255A which is configured in Mode 2. The 8255A which is configured in Mode 2. The 8255A bis selected through the use of a decoded select scheme. Through the use of the 8228 RST 7 interrupt feature, a simple interrupt structure is supported. The SDK 80 is configured without interrupts for this example. The external logic required for this example is associated with the slave CPU. Simple logic is implemented which allows the slave CPU to generate the ACK and \$\overline{STB}\$ signals required to READ from and WRITE to the 8255A bidirectional bus with a single I/O instruction.

The system shown in Figure 20 utilizes SSI logic to read the 8255A IBF and OBF signals. If two spare 8255A input lines are available they could be used to input the IBF and OBF signals and eliminate the SSI logic.

#### Software Discussion

Two sets of software are required to support the processor to processor interface. The master resident software which follows conforms to the simple interrupt driven software structure outlined previously. The initialization routine issues the Mode 2 control word to the 8255A after device reset. The command processor accepts READ/WRITE control blocks which provide a simple user interface for transferring data to/from the slave CPU. The master software is capable of processing both a read and a write control block simultaneously. The slave resident software shown at the end of this example utilizes the status driven approach.

#### Summary/Conclusions

It is important to note that this design may be expanded to include more slave CPUs by simply adding another 8255A to the master module for each slave. The software drivers discussed address only the passing of data between the two processors. Specific applications generally dictate a software protocol be implemented for information transfer.





Figure 20. Interface Block Diagram

DATA AND TABLES

IN PROGRESS CONTROL BLOCK ADDRESS
IF DATA = D NO CONTROL BLOCK IN PROGRESS
IF DATA NOT EGUAL TO LERO CONTROL BLOCK IN PROGRESS



```
THE POOR TWO EXAMPLE - SLAVE SOTTWARE

SOUR MASTER TO BOIG SLAVE INTENTACE

- SLAVE SOTTWARE

THE POOR MASTER TO BOIG SLAVE INTENTACE


- SLAVE SOTTWARE

THE POOR MASTER TO BOIG SLAVE INTENTACE

- SLAVE SOUR PARK EVALUE

THE POOR MASTER TO BOIR SLAVE SOTTWARE

THE STATE SHAVE SOUR SHAVE THE POOR T
```



```
1313 SOBO MACHO ASSESSES, T.C. PACE 2

| Comment and transfer - SLAFE SOFTWARE
| Comment - SLAFE SOFTWARE
| Comment - SLAFE SOFTWARE |
| Comment - SLAFE SOFTWARE
```

```
ISIS 8080 HACTO ASSEMBLER, VI.O
HODE TWO EXAMPLE - MASTER SOFTWARE
                                                                            TITLE (MODE TWO EXAMPLE - MAGISE OFFTWARE.
                                                                                              BOSO MASTER TO SOBE SLAVE INTERFACE.

— MASTER SOFTWAFF -


MODE TWO EXAMPLE
                                                                              ....
                                                                            ....
                                                                         DOES
         00E6
00E7
0035
                                                                                  ....
                                                                                                       INITIALIZATION CONTROL NOW
                                                                                                                                                boso to contique the form $5.500 kg;
                                                                                                                                                                                POPT A - MODE / BILITECTIONAL BIS
PURI B - INFOT MITE C NUT SUBT
PERMINING POPT C LINES - INPUT MODE (NOT USEL)
                                                                              FOW ECU HIGHWISH , INTERITATION CONTRACTOR
         COCB
                                                                                                                     80%5 ENABLE/DISABLE INTERFLET C. NTF. . *****
                                                                              0000
0000
0000
0008
                                                                              STATUS EQUATES


INTRA EQU UMM : INTERPUT REC.ETT


ORFA EQU UMM : CUTTET REGLES F.UL


ORFA EQU UM : INDIT RUSSES F.UL


OFFA EQU 20M : INDIT RUSSES F.UL
                 8000
6600
6600
       1515 8080 MACRO ISTEMPLER, VI.D.
MODE TWO STAMPLE - MACRES OFFTARES
                                                                                    CLADBUT BOLINE ESPATED
                                                                         0002
0004
0205
0004
                 0000
                                                                              | CAMPATON COLOR FOREST | COMPANY ANNANCE IN TRANSPORT | COLOR COL
                 0309
0301
0302
                                                                                  SET OF INTERFORT VECTOR
                                                                              DEC PETT CHP FIRST SECOND CHP FIRST SECOND CHICINA CHI
                   6038 C34630
                                                                                                                                                                                                                     NAME A COMPANY DESCRIPE
                     1000
                                                                                                             INITIALIZATION ROLTINE
                                                                                                   A REGISTER MODIFIED
                                                                            HAT A.ICH COET HAVE CONTROL NOTE
OUT CAS CONTROL TO CONTROL WHEN PROISEEN
RET PETONS TO CALLEY
```




















ISIS BOSO MADRO ASSEMBLER, VILO COMPUTE RUSTER ADDRESS BOSTIMS FACE 0 SHEPTE REFERE ACCESS BOUTCHS H. CONT OF THE LETT OF THE CONTROL O


OF 12 61 TO MATRICAL SEMBLER, VALUE OF ST. T. SCREEN CHECKTON POSTERS ..... FORT TO DOER COMPLETION BY TIME INPUTE : STATES LOSE IN A REG D NELL REGION REPRESE IN D AND E PES CHICAGO REGION REGION FOR ELECTRICAL ASSESSOR THE LEGIS OF PERSONNEL REGION. PROTECTION OF THE RECTOR AND THE REC ..... LATA ARC TEPLES OF CATA BOW CHRY CONTROL BUCK EN PROGRESS 


0.835 30






### MODE 2 CONFIGURATIONS







# Using The 8259 Programmable Interrupt Controller

### by John Beaston

INTRODUCTION	2-94
CONCEPTS	2-94
8080 INTERRUPTS	
8259 BLOCK DIAGRAM	2-97
INPUT CIRCUIT.  PRIORITY CELL.  DATA BUS BUFFER.  READ/WRITE CONTROL LOGIC.  CASCADE BUFFER/COMPARATOR.  PIN DEFINITIONS.	
PROGRAMMING THE 8259	
INITIALIZATION COMMAND WORDS (ICSs)  OPERATION COMMAND WORDS (OCWs).  Fully Nested Mode.  Rotating Priority Commands.  Interrupt Masks (OCW1).  Special Mask Mode (OCW3).  Polled Mode (OCW3).  Reading the 8259 Status (OCW3).	2-101 2-103 2-103 2-104 2-106 2-106 2-107 2-107
CASCADING THE 8259	
APPLICATION EXAMPLES	
POWER FAILIAUTO-START WITH BATTERY BACK-UP RAM	
CONCLUSION	2-1 18

Intel Corporation assumes no responsibility for the use of any circuitry or software other than circuitry or software embodied in an Intel product. No other circuit patent licenses are implied © Intel Corporation, 1978