

Two Methods of Connecting Multiple 8218/8219's To Resolve Bus Contention Among Multiple Masters



### 8224 CLOCK GENERATOR AND DRIVER FOR 8080A CPU

- Single Chip Clock Generator/Driver for 8080A CPU
- Power-Up Reset for CPU
- Ready Synchronizing Flip-Flop
- Advanced Status Strobe
- Oscillator Output for External System Timing
- Crystal Controlled for Stable System Operation
- Reduces System Package Count
- Available in EXPRESS - Standard Temperature Range

The intel® 8224 is a single chip clock generator/driver for the 8080A CPU. It is controlled by a crystal, selected by the designer to meet a variety of system speed requirements.

Also included are circuits to provide power-up reset, advance status strobe, and synchronization of ready.

The 8224 provides the designer with a significant reduction of packages used to generate clocks and timing for 8080A.



RESET	RESET INPUT	XTAL 1	CONNECTIONS FOR CRYSTAL
RESIN	RESET OUTPUT	XTAL 2	
RDVIN	READY INPUT	TANK	USED WITH OVERTONE XTAL
READY	READY OUTPUT	OSC	OSCILLATOR OUTPUT
SYNC	SYNC INPUT	phi_2 (TTL)	phi_2 CLK (TTL LEVEL)
STSTB	STATUS STB (ACTIVE LOW)	VCC	+5V
phi_1		VDD	+12V
phi_2	1080 CLOCKS	GND	0V

Figure 1. Block Diagram

Figure 2. Pin Configuration

**ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias..... 0°C to 70°C  
 Storage Temperature..... -65°C to 150°C  
 Supply Voltage, V<sub>CC</sub>..... -0.5V to +7V  
 Supply Voltage, V<sub>DD</sub>..... -0.5V to +13.5V  
 Input Voltage..... -1.5V to +7V  
 Output Current..... 100mA

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS** (T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = +5.0V ±5%, V<sub>DD</sub> = +12V ±5%)

Symbol	Parameter	Limits		Units	Test Conditions
		Min.	Typ.		
I <sub>F</sub>	Input Current Loading			-0.25	mA V <sub>F</sub> = .45V
I <sub>R</sub>	Input Leakage Current			10	μA V <sub>R</sub> = 5.25V
V <sub>C</sub>	Input Forward Clamp Voltage			1.0	V I <sub>C</sub> = -5mA
V <sub>IL</sub>	Input "Low" Voltage			.8	V V <sub>CC</sub> = 5.0V
V <sub>IH</sub>	Input "High" Voltage	2.6 2.0			V Reset Input All Other Inputs
V <sub>IH</sub> -V <sub>IL</sub>	RESIN Input Hysteresis	.25			V V <sub>CC</sub> = 5.0V
V <sub>OL</sub>	Output "Low" Voltage			.45	V φ <sub>1</sub> , φ <sub>2</sub> , Ready, Reset, STSTB I <sub>OL</sub> = 2.5mA All Other Outputs I <sub>OL</sub> = 15mA
V <sub>OH</sub>	Output "High" Voltage				V I <sub>OH</sub> = -100μA φ <sub>1</sub> , φ <sub>2</sub> I <sub>OH</sub> = -100μA READY, RESET I <sub>OH</sub> = -1mA All Other Outputs
I <sub>SC</sub> [1]	Output Short Circuit Current (All Low Voltage Outputs Only)	-10		-60	mA V <sub>O</sub> = 0V V <sub>CC</sub> = 5.0V
I <sub>CC</sub>	Power Supply Current			115	mA
I <sub>DD</sub>	Power Supply Current			12	mA

Note: 1. Caution, φ<sub>1</sub> and φ<sub>2</sub> output drivers do not have short circuit protection

**Crystal Requirements**

Tolerance: 0.005% at 0°C-70°C  
 Resonance: Series (Fundamental)\*  
 Load Capacitance: 20-35 pF  
 Equivalent Resistance: 75-20 ohms  
 Power Dissipation (Min): 4 mW

\*With tank circuit use 3rd overtone mode.


**A.C. CHARACTERISTICS** (V<sub>CC</sub> = +5.0V ±5%, V<sub>DD</sub> = +12.0V ±5%, T<sub>A</sub> = 0°C to 70°C)

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
t <sub>φ1</sub>	φ <sub>1</sub> Pulse Width	$\frac{2tcy}{9} - 20ns$			ns	C <sub>L</sub> = 20pF to 50pF
t <sub>φ2</sub>	φ <sub>2</sub> Pulse Width	$\frac{5tcy}{9} - 35ns$				
t <sub>D1</sub>	φ <sub>1</sub> to φ <sub>2</sub> Delay	0				
t <sub>D2</sub>	φ <sub>2</sub> to φ <sub>1</sub> Delay	$\frac{2tcy}{9} - 14ns$				
t <sub>D3</sub>	φ <sub>1</sub> to φ <sub>2</sub> Delay	$\frac{2tcy}{9}$		$\frac{2tcy}{9} + 20ns$		
t <sub>R</sub>	φ <sub>1</sub> and φ <sub>2</sub> Rise Time			20		
t <sub>F</sub>	φ <sub>1</sub> and φ <sub>2</sub> Fall Time			20	ns	φ <sub>2</sub> TTL, C <sub>L</sub> =30 R <sub>1</sub> =300Ω R <sub>2</sub> =600Ω
t <sub>Dφ2</sub>	φ <sub>2</sub> to φ <sub>2</sub> (TTL) Delay	-5		+15		
t <sub>DSS</sub>	φ <sub>2</sub> to $\overline{STSTB}$ Delay	$\frac{6tcy}{9} - 30ns$		$\frac{6tcy}{9}$		$\overline{STSTB}$ , C <sub>L</sub> =15pF R <sub>1</sub> = 2K R <sub>2</sub> = 4K
t <sub>PW</sub>	$\overline{STSTB}$ Pulse Width	$\frac{tcy}{9} - 15ns$				
t <sub>DRS</sub>	RDYIN Setup Time to Status Strobe	50ns - $\frac{4tcy}{9}$				
t <sub>DRH</sub>	RDYIN Hold Time After $\overline{STSTB}$	$\frac{4tcy}{9}$				Ready & Reset C <sub>L</sub> =10pF R <sub>1</sub> =2K R <sub>2</sub> =4K
t <sub>DR</sub>	RDYIN or RESIN to φ <sub>2</sub> Delay	$\frac{4tcy}{9} - 25ns$				
t <sub>CLK</sub>	CLK Period		$\frac{tcy}{9}$			
f <sub>max</sub>	Maximum Oscillating Frequency			27	MHz	
C <sub>in</sub>	Input Capacitance			8	pF	V <sub>CC</sub> =+5.0V V <sub>DD</sub> =+12V V <sub>BIAS</sub> =2.5V f=1MHz


**A.C. CHARACTERISTICS (Continued)** (For  $t_{CY} = 488.28 \text{ ns}$  ( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{DD} = +5V \pm 5\%$ ,  $V_{DD} = +12V \pm 5\%$ ))

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
$t_{\phi 1}$	$\phi_1$ Pulse Width	89			ns	$t_{CY} = 488.28 \text{ ns}$  $\phi_1$ & $\phi_2$ Loaded to $C_L = 20$ to $50 \text{ pF}$
$t_{\phi 2}$	$\phi_2$ Pulse Width	236			ns	
$t_{D1}$	Delay $\phi_1$ to $\phi_2$	0			ns	
$t_{D2}$	Delay $\phi_2$ to $\phi_1$	95			ns	
$t_{D3}$	Delay $\phi_1$ to $\phi_2$ Leading Edges	109		129	ns	
$t_r$	Output Rise Time			20	ns	
$t_f$	Output Fall Time			20	ns	
$t_{DSS}$	$\phi_2$ to $\overline{\text{STSTB}}$ Delay	296		326	ns	
$t_{D\phi 2}$	$\phi_2$ to $\phi_2$ (TTL) Delay	-5		+15	ns	
$t_{PW}$	Status Strobe Pulse Width	40			ns	
$t_{DRS}$	RDYIN Setup Time to $\overline{\text{STSTB}}$	-167			ns	Ready & Reset Loaded to $2 \text{ mA}/10 \text{ pF}$ All measurements referenced to $1.5 \text{ V}$ unless specified otherwise.
$t_{DRH}$	RDYIN Hold Time after $\overline{\text{STSTB}}$	217			ns	
$t_{DR}$	READY or RESET to $\phi_2$ Delay	192			ns	
$f_{MAX}$	Oscillator Frequency			18.432	MHz	

**A.C. TESTING INPUT, OUTPUT WAVEFORM**



**A.C. TESTING LOAD CIRCUIT**



**WAVEFORMS**

