

# 8-BIT INPUT/OUTPUT PORT


- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current — 0.25 mA Max
- 3-State Outputs
- Outputs Sink 15 mA
- 3.65V Output High Voltage for Direct Interface to 8080 CPU or 8008 CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches, and Multiplexers in Microcomputer Systems
- Reduces System Package Count

The Intel® 8212 Input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.

\*Note: The specifications for the 3212 are identical with those for the 8212.


### PIN CONFIGURATION



### PIN NAMES

DI <sub>1</sub> -DI <sub>8</sub>	DATA IN
DO <sub>1</sub> -DO <sub>8</sub>	DATA OUT
DS <sub>1</sub> -DS <sub>2</sub>	DEVICE SELECT
MD	MODE
STB	STROBE
INT	INTERRUPT (ACTIVE LOW)
CLR	CLEAR (ACTIVE LOW)

### LOGIC DIAGRAM



## FUNCTIONAL DESCRIPTION

### Data Latch

The 8 flip-flops that make up the data latch are of a "D" type design. The output (Q) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low.

The data latch is cleared by an asynchronous reset input (CLR). (Note: Clock (C) Overrides Reset (CLR).)

### Output Buffer

The outputs of the data latch (Q) are connected to 3-state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output into a high impedance state. (3-state)

This high-impedance state allows the designer to connect the 8212 directly onto the microprocessor bi-directional data bus.

### Control Logic

The 8212 has control inputs DS<sub>1</sub>, DS<sub>2</sub>, MD and STB. These inputs are used to control device selection, data latching, output buffer state and service request flip-flop.

### DS<sub>1</sub>, DS<sub>2</sub> (Device Select)

These 2 inputs are used for device selection. When DS<sub>1</sub> is low and DS<sub>2</sub> is high (DS<sub>1</sub> · DS<sub>2</sub>) the device is selected. In the selected state the output buffer is enabled and the service request flip-flop is asynchronously set.

### MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic (DS<sub>1</sub> · DS<sub>2</sub>). When MD is low (input mode) the output buffer state is determined by the device selection logic (DS<sub>1</sub> · DS<sub>2</sub>) and the source of clock (C) to the data latch is the STB (Strobe) input.

### STB (Strobe)


This input is used as the clock (C) to the data latch for the input mode MD = 0) and to asynchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered.

### Service Request Flip-Flop

The (SR) flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the CLR input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output of the (SR) flip-flop (Q) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic (DS<sub>1</sub> · DS<sub>2</sub>). The output of the "NOR" gate (INT) is active low (interrupting state) for connection to active low input priority generating circuits.



STB	MD	(DS <sub>1</sub> · DS <sub>2</sub> )	DATA OUT EQUALS	CLR	(DS <sub>1</sub> · DS <sub>2</sub> )	STR	SR	INT
0	0	0	3STATE	0	0	0	0	1
0	0	0	3STATE	0	1	0	0	1
0	1	0	DATA LATCH	1	1	0	0	1
1	1	0	DATA LATCH	1	1	0	0	1
1	0	1	DATA LATCH	1	1	1	0	1
0	1	1	DATA IN	1	1	1	1	1
1	1	1	DATA IN	1	1	1	1	1

CLR - RESETS DATA LATCH  
SETS SR FLIP FLOP  
(NO EFFECT ON OUTPUT BUFFER)

\*INTERNAL SR FLIP FLOP

Figure 1. Service Flip-Flop Function

**APPLICATIONS OF THE 8212 — FOR MICROCOMPUTER SYSTEMS**

- Basic schematic symbols
- Gated buffer
- Bidirectional bus driver
- Interrupting input port

- Interrupt instruction port
- Output port
- 8080A status latch
- 8085A address latch

**Basic Schematic Symbols**

Two examples of ways to draw the 8212 on system schematics—(1) the top being the detailed view showing pin numbers, and (2) the bottom being the symbolic view showing the system input or output

as a system bus (bus containing 8 parallel lines). The output to the data bus is symbolic in referencing 8 parallel lines.




Figure 2. Basic Schematic Symbols

**Gated Buffer (3-State)**

The simplest use of the 8212 is that of a gated buffer. By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic  $\overline{DS1}$  and DS2.

When the device selection logic is false, the outputs are 3-state.

When the device selection logic is true, the input data from the system is directly transferred to the output. The input data load is 250 micro amps. The output data can sink 15 milli amps. The minimum high output is 3.65 volts.




Figure 3. Gated Buffer (3-State)

**Bidirectional Bus Driver**

A pair of 8212's wired (back-to-back) can be used as a symmetrical drive, bi-directional bus driver. The devices are controlled by the data bus input control which is connected to  $\overline{DS1}$  on the first 8212 and to DS2 on the second. One device is active, and acting as a straight through buffer the other is in 3-state mode. This is a very useful circuit in small system design.




Figure 4. Bidirectional Bus Driver

**Interrupting Input Port**

This use of an 8212 is that of a system input port that accepts a strobe from the system input source, which in turn clears the service request flip-flop and interrupts the processor. The processor then goes through a service routine, identifies the port, and causes the device input data onto the data bus.




Figure 5. Interrupting Input Port

**Interrupt Instruction Port**

The 8212 can be used to gate the interrupt instruction, normally RESTART instructions, onto the data bus. The device is enabled from the interrupt acknowledge signal from the microprocessor and from a port selection signal. This signal is normally tied to ground. ( $\overline{DS1}$  could be used to multiplex a variety of interrupt instruction ports onto a common bus).




Figure 6. Interrupt Instruction Port

**Output Port (With Handshaking)**

The 8212 can be used to transmit data from the data bus to a system output. The output strobe could be a hand-shaking signal such as "reception of data" from the device that the system is outputting to. It in turn, can interrupt the system signifying the reception of data. The selection of the port comes from the device selection logic. (DS1-DS2)




Figure 7. Output Port (With Handshaking)

**8080 Status Latch**

Here the 8212 is used as the status latch for an 8080 microcomputer system. The input to the 8212 latch is directly from the 8080 data bus. Timing shows that when the SYNC signal is true, which is connected to the DS2 input and the phase 1 signal is true, which is a TTL level coming from the clock generator; then, the status data will be latched into the 8212.

Note: The mode signal is tied high so that the output on the latch is active and enabled all the time. It is shown that the two areas of concern are the bidirectional data bus of the microprocessor and the control bus.




Figure 8. 8080 Status Latch

**8085A Low-Order Address Latch**

The 8085A microprocessor uses a multiplexed address/data bus that contains the low order 8-bits of address information during the first part of a machine cycle. The same bus contains data at a later time in the cycle. An address latch enable (ALE) signal is provided by the 8085A to be used by the 8212 to latch the address so that it may be available through the whole machine cycle. Note: In this configuration, the MODE input is tied high, keeping the 8212's output buffers turned on at all times.




Figure 9. 8085A Low-Order Address Latch

**ABSOLUTE MAXIMUM RATINGS\***

Temperature under bias plastic.....0°C to 75°C  
 Storage temperature.....0°C to 75°C  
 All output or supply voltages.....-0.5V to +7V  
 All input voltages.....-1.0V to +5.5V  
 Output currents.....100 mA

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.


**D.C. CHARACTERISTICS**

T<sub>A</sub> = 0°C to +75°C V<sub>CC</sub> = +5V ±5%


Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
I <sub>F</sub>	Input Load Current ACK, DS <sub>1</sub> , CR, DI, DI <sub>0</sub> Inputs			-.25	mA	V <sub>F</sub> = .45V
I <sub>F</sub>	Input Load Current MD Input			-.75	mA	V <sub>F</sub> = .45V
I <sub>F</sub>	Input Load Current DS <sub>1</sub> Input			-1.0	mA	V <sub>F</sub> = .45V
I <sub>R</sub>	Input Leakage Current ACK, DS, CR, DI, DI <sub>0</sub> Inputs			10	μA	V <sub>R</sub> ≤ V <sub>CC</sub>
I <sub>R</sub>	Input Leakage Current MO Input			30	μA	V <sub>R</sub> ≤ V <sub>CC</sub>
I <sub>R</sub>	Input Leakage Current DS Input			40	μA	V <sub>R</sub> ≤ V <sub>CC</sub>
V <sub>C</sub>	Input Forward Voltage Clamp			-1	V	I <sub>C</sub> = -5 mA
V <sub>IL</sub>	Input "Low" Voltage			.85	V	
V <sub>IH</sub>	Input "High" Voltage	2.0			V	
V <sub>OL</sub>	Output "Low" Voltage			.45	V	I <sub>OL</sub> = 15 mA
V <sub>OH</sub>	Output "High" Voltage	3.65	4.0		V	I <sub>OH</sub> = -1 mA
I <sub>SC</sub>	Short Circuit Output Current	-15			mA	V <sub>O</sub> = 0V, V <sub>CC</sub> = 5.0V
I <sub>O</sub>	Output Leakage Current High Impedance State			20	μA	V <sub>O</sub> = .45V/5.25V
I <sub>CC</sub>	Power Supply Current		90	130	mA	

**TYPICAL CHARACTERISTICS**


INPUT CURRENT VS. INPUT VOLTAGE




OUTPUT CURRENT VS. OUTPUT "LOW" VOLTAGE




OUTPUT CURRENT VS. OUTPUT "HIGH" VOLTAGE




DATA TO OUTPUT DELAY VS. LOAD CAPACITANCE




DATA TO OUTPUT DELAY VS. TEMPERATURE



WRITE ENABLE TO OUTPUT DELAY VS. TEMPERATURE



## TIMING DIAGRAM



## A.C. CHARACTERISTICS

 $T_A = 0^\circ\text{C to } +75^\circ\text{C}, V_{CC} = +5\text{V} \pm 5\%$ 

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
$t_{pw}$	Pulse Width	25			ns	
$t_{pd}$	Data To Output Delay			30	ns	
$t_{we}$	Write Enable To Output Delay			40	ns	
$t_{st}$	Data Setup Time	15			ns	
$t_h$	Data Hold Time	20			ns	
$t_r$	Reset To Output Delay			40	ns	
$t_s$	Set To Output Delay			30	ns	
$t_e$	Output Enable/Disable Time			45	ns	
$t_c$	Clear To Output Delay			55	ns	

## CAPACITANCE\*

 $F = 1\text{ MHz}, V_{BIAS} = 2.5\text{V}, V_{CC} = +5\text{V}, T_A = 25^\circ\text{C}$ 

Symbol	Test	LIMITS	
		Typ.	Max.
$C_{IN}$	$DS_1, MD$ Input Capacitance	9 pF	12 pF
$C_{IN}$	$DS_2, CK, ACK, DI_1-DI_8$ Input Capacitance	5 pF	9 pF
$C_{OUT}$	$DO_1-DO_8$ Output Capacitance	8 pF	12 pF

\*This parameter is sampled and not 100% tested.


## SWITCHING CHARACTERISTICS

## Conditions of Test

Input Pulse Amplitude = 2.5 V  
 Input Rise and Fall Times 5 ns  
 Between 1V and 2V Measurements made at 1.5V  
 with 15 mA & 30 pF Test Load

## Test Load

15 mA &amp; 30 pF



\* INCLUDING JIG & PROBE CAPACITANCE