intel 8080 Microcomputer Systems User's Manual September 1975 September 1975

In December 1973 Intel shipped the first 8-bit, N-channel microprocessor, the 8080. Since then it has become the most widely used microprocessor in the industry. Applications of the 8080 span from large, intelligent systems terminals to decompression computers for deep sea divers.

This 8080 Microcomputer Systems User's Manual presents all of the 8080 system components. Over twenty-five devices are described in detail. These new devices further enhance the 8080 system:

#### 8080A - 8-Bit Central Processor Unit

Functionally and Electrically Compatible with the 8080.

TTL Drive Capability. Enhanced Timing.

#### 8224 - Clock Generator for 8080A.

Single 16 Pin (DIP) Package.

Auxiliary Timing Functions.

Power-On Reset.

#### 8228 - System Controller for 8080A.

Single 28 Pin (DIP) Package.

Single Interrupt Vector (RST 7).

Multi-Byte Interrupt Instruction Capability (e.g. CALL).

Direct Data and Control Bus Connect to all 8080 System I/O and Memory Components.

#### 8251 - Programmable Communication Interface.

ASYNC or SYNC (including IBM bi-SYNC).

Single 28 Pin Package.

Single +5 Volt Power Supply.

#### 8255 - Programmable Peripheral Interface.

Three 8-Bit Ports.

Rit Set/Reset Capability.

interrupt Generation.

Single 40 Pin Package.

Single +5 Volt Power Supply.

In addition, new memory components include: 8708, 8K Erasable PROM; 8316A, High Density Mask ROM; and 5101, Low Power CMOS RAM.



8080 Microcomputer Systems Nanual September 1975 September 1975

#### CONTENTS

INTRODUCTION		CHAPTER 4 -	
General , ,	í	INSTRUCTION SET	
Advantages of Designing with Microcomputers	ii	General	4-1
Microcomputer Design Aids	iii	Data Transfer Group	
Application Example	iii	Arithmetic Group	
Application Table,	iv	Branch Group	411
		Stack, I/O and Machine Control Group	4-13
CHAPTER 1 - THE FUNCTIONS OF A COMPUTER		Summary Table	
A Typical Computer System	1-1	CHAPTER 5 -	
The Architecture of a CPU	1-1	8080 MICROCOMPUTER SYSTEM COMPONENTS	
Computer Operations	1-3	CPU Group	
CHAPTER 2 -		8224 Clock Generator	
THE 8080 CENTRAL PROCESSING UNIT		Functional Description and	
General	2.1	System Applications	5-1
Architecture of the 8080 CPU	2.2	Data Sheet	5-4
	2-2	8228 System Controller	
The Processor Cycle		Functional Description and	
		System Applications	
Hold Sequences		Data Sheet	5-11
Halt Sequences		8080A Central Processor	
Start-up of the 8080 CPU	2-13	Data Sheet	5-10
CHAPTER 3		8080A-1 Central Processor (1.3µs)	
INTERFACING THE 8080		Data Sheet	5-20
General	3-1	8080A-2 Central Processor (1.5µs)	
Basic System Operation	3-1	Data Sheet	5-2
CPU Module Design	3-2	M8080A Central Processor (-55° to +125°C)	
Interfacing the 8080 to Memory and		Data Sheet	5-29
I/O Devices	3.6		

ROMs		8255 Programmable Perioheral Interface
8702A Erasable PROM (256 x 8)		Basic Functional Description 5-113
Data Sheet	5-37	Detailed Operational Operations 5-113
8708/8704 Erasable PROM (1K x 8)		Detailed Operational Description 5-116
Data Sheet	5-45	System Applications of the 8255 5-127
8302 Mask ROM (256 x 8)	- 40	Data Sheet
Data Sheet	5-51	8251 Programmable Communication Interface
8308 Mask ROM (1K x 8)	J J.	Basic Functional Description :
Data Sheet	5-59	Detailed Operational Description 5-139
8316A Mask ROM (2K x 8)	5 00	System Applications of the 8251 5-143
Data Sheet	5-61	Data Sheet
RAMs	J U.	Peripherals
8101-2 Static RAM (256 x 4)		8205 One of 8 Decoder
D-4- Ch	5-67	Functional Description
8111-2 Static RAM (256 x 4)	J J,	System Applications of the 8205 5-149
Data Sheet	5-71	Data Sheet
8102-2 Static RAM (1K x 1)		8214 Priority Interrupt Control Unit
Data Sheet	5-75	Interrupts in Microcomputer Systems 5-153
8102A-4 Static RAM (1K x 1)	J-13	Functional Description
Data Sheet	5-79	System Applications of the 8214 5-157
8107B-4 Dynamic RAM (4K x 1)	J-73	Data Sheet
Does Chare	5-83	8216/8226 4-Bit Bi-Directional Bus Driver
5101 Static CMOS RAM (256 x 4)	J 00	Functional Description 5-163
Data Sheet	5-91	System Applications of the 8216/8226 5-165
8210 Dynamic RAM Driver	J J,	Data Sheet
Data Sheet	5-95	Coming Soon
8222 Dynamic RAM Refresh Controller	~ ~ ~	8253 Programmable Interval Timer 5-169
New Product Announcement	5-99	8257 Programmable DMA Controller 5-171
1/0		8259 Programmable Interrupt Controller 5-173
8212 8-Bit I/O Port		CHAPTER 6 -
Functional Description		PACKAGING INFORMATION6-1
System Applications of the 8212	-101	
Data Sheet	-103	
	-109	



Since their inception, digital computers have continuously become more efficient, expanding into new applications with each major technological improvement. The advent of minicomputers enabled the inclusion of digital computers as a permanent part of various process control systems. Unfortunately, the size and cost of minicomputers in "dedicated" applications has limited their use. Another approach has been the use of custom built systems made up of "random logic" (i.e., logic gates, flip-flops, counters, etc.). However, the huge expense and development time involved in the design and debugging of these systems has restricted their use to large volume applications where the development costs could be spread over a large number of machines.

Today, Intel offers the systems designer a new alternative... the microcomputer. Utilizing the technologies and experience gained in becoming the world's largest supplier of LSI memory components, Intel has made the power of the digital computer available at the integrated circuit level. Using the n-channel silicon gate MOS process, Intel engineers have implemented the fast {2 µs. cycle} and powerful (72 basic instructions) 8080 microprocessor on a single LSI chip. When this processor is combined with memory and I/O circuits, the computer is complete, Intel offers a variety of random-access memory (RAM), read-only memory (ROM) and shift register circuits, that combine with the 8080 processor to form the MCS-80 microcomputer system, a system that can directly address and retrieve as many as 65,536 bytes stored in the memory devices.

The 8080 processor is packaged in a 40-pin dual in-line package (DIP) that allows for remarkably easy interfacing. The 8080 has a 16-bit address bus, a 8-bit bidirectional data bus and fully decoded, TTL-compatible control outputs. In addition to supporting up to 64K bytes of mixed RAM and ROM memory, the 8080 can address up to 256 input ports and 256 output ports; thus allowing for virtually unlimited system expansion. The 8080 instruction set includes conditional branching, decimal as well as binary arithmetic,

logical, register-to-register, stack control and memory reference instructions. In fact, the 8080 instruction set is powerful enough to rival the performance of many of the much higher priced minicomputers, yet the 8080 is upward software compatible with Intel's earlier 8008 microprocessor (i.e., programs written for the 8008 can be assembled and executed on the 8080).

In addition to an extensive instruction set oriented to problem solving, the 8080 has another significant feature—SPEED. In contrast to random logic designs which tend to work in parallel, the microcomputer works by sequentially executing its program. As a result of this sequential execution, the number of tasks a microcomputer can undertake in a given period of time is directly proportional to the execution speed of the microcomputer. The speed of execution is the limiting factor of the realm of applications of the microcomputer. The 8080, with instruction times as short as 2 µsec., is an order of magnitude faster than earlier generations of microcomputers, and therefore has an expanded field of potential applications.

The architecture of the 8080 also shows a significant improvement over earlier microcomputer designs. The 8080 contains a 16-bit stack pointer that controls the addressing of an external stack located in memory. The pointer can be initialized via the proper instructions such that any portion of external memory can be used as a last in/first out stack; thus enabling almost unlimited subroutine nesting. The stack pointer allows the contents of the program counter, the accumulator, the condition flags or any of the data registers to be stored in or retrieved from the external stack. In addition, multi-level interrupt processing is possible using the 8080's stack control instructions. The status of the processor can be "pushed" onto the stack when an interrupt is accepted, then "popped" off the stack after the interrupt has been serviced. This ability to save the contents of the processor's registers is possible even if an interrupt service routine, itself, is interrupted.

	CONVENTIONAL SYSTEM	PROGRAMMED LOGIC
Product definition		Simplified because of annual
System and logic design	Done with logic diagrams	Simplified because of ease of incorporating features Can be programmed with design aids
Debug	Done with conventional  Lab Instrumentation	(compilers, assemblers, editors) Software and hardware aids reduce time
PC card layout	240 man amentation	Enwar gorde to lave
Documentation		Fewer cards to layout
Cooling and packaging	į	Less hardware to document
		Reduced system size and power consumption eases job
Power distribution	i	Less power to distribute
Engineering changes	Done with yellow wire	Change program

Table 0-1. The Advantages of Using Microprocessors

# ADVANTAGES OF DESIGNING WITH MICROCOMPUTERS

Microcomputers simplify almost every phase of product development. The first step, as in any product development program, is to identify the various functions that the end system is expected to perform. Instead of realizing these functions with networks of gates and flip-flops, the functions are implemented by encoding suitable sequences of instructions (programs) in the memory elements. Data and certain types of programs are stored in RAM, while the basic program can be stored in ROM. The microprocessor performs all of the system's functions by fetching the instructions in memory, executing them and communicating the results via the microcomputer's I/O ports. An 8080 microprocessor, executing the programmed logic stored in a single 2048-byte ROM element, can perform the same logical functions that might have previously required up to 1000 logic gates.

The benefits of designing a microcomputer into your system go far beyond the advantages of merely simplifying product development. You will also appreciate the profitmaking advantages of using a microcomputer in place of custom-designed random logic. The most apparent advantage is the significant savings in hardware costs. A microcomputer chip set replaces dozens of random logic elements, thus reducing the cost as well as the size of your system. In addition, production costs drop as the number of individual components to be handled decreases, and the number of complex printed circuit boards (which are difficult to layout, test and correct) is greatly reduced. Probably the most profitable advantage of a microcomputer is its flexibility for change. To modify your system, you merely re-program the memory elements; you don't have to redesign the entire system. You can imagine the savings in time and money when you want to upgrade your product. Reliability is another reason to choose the microcomputer over random logic. As the number of components decreases, the probability of a malfunctioning element likewise decreases, All

of the logical control functions formerly performed by numerous hardware components can now be implemented in a few ROM circuits which are non-volatile; that is, the contents of ROM will never be lost, even in the event of a power failure. Table 0-1 summarizes many of the advantages of using microcomputers.

#### MICROCOMPUTER DESIGN AIDS

If you're used to logic design and the idea of designing with programmed logic seems like too radical a change, regardless of advantages, there's no need to worry because Intel has already done most of the groundwork for you. The INTELLEC® 8 Development Systems provide flexible, inexpensive and simplified methods for OEM product development. The INTELLECT 8 provides RAM program storage making program loading and modification easier, a display and control console for system monitoring and debugging, a standard TTY interface, a PROM programming capability and a standard software package (System Monitor, Assembler and Test Editor). In addition to the standard software package available with the INTELLEC® 8. Intel offers a PL/M compiler, a cross-assembler and a simulator written in FORTRAN IV and designed to run on any large scale computer. These programs may be produced directly from Intel or from a number of nationwide computer time-sharing services. Intel's Microcomputer Systems Group is always available to provide assistance in every phase of your product development.

Intel also provides complete documentation on all their hardware and software products. In addition to this User's Manual, there are the:

- PL/M Language Reference Manual
- 8080 Assembly Language Programming Manual
- INTELLEC® 8/MOD 80 Operator's Manual
- INTELLEC® 8/MOD 80 Hardware Reference Manual
- 8080 User's Program Library

#### APPLICATIONS EXAMPLE

The 8080 can be used as the basis for a wide variety of calculation and control systems. The system configurations for particular applications will differ in the nature of the peripheral devices used and in the amount and the type of memory required. The applications and solutions described in this section are presented primarily to show how microcomputers can be used to solve design problems. The 8080 should not be considered limited either in scope or performance to those applications listed here.

Consider an 8080 microcomputer used within an automatic computing scale for a supermarket. The basic machine has two input devices: the weighing unit and a keyboard, used for function selection and to enter the price per unit of weight. The only output device is a display showing the total price, although a ticket printer might be added as an optional output device.

The control unit must accept weight information from the weighing unit, function and data inputs from the keyboard, and generate the display. The only arithmetic function to be performed is a simple multiplication of weight times rate.

The control unit could probably be realized with standard TTL logic. State diagrams for the various portions could be drawn and a multiplier unit designed. The whole design could then be tied together, and eventually reduced to a selection of packages and a printed circuit board layout. In effect, when designing with a logic family such as TTL, the designs are "customized" by the choice of packages and the wiring of the logic.

If, however, an 8080 microcomputer is used to realize

the control unit (as shown in Figure 0-1), the only "custom" logic will be that of the interface circuits. These circuits are usually quite simple, providing electrical buffering for the input and output signals.

Instead of drawing state diagrams leading to logic, the system designer now prepares a flow chart, indicating which input signals must be read, what processing and computations are needed, and what output signals must be produced. A program is written from the flow chart. The program is then assembled into bit patterns which are loaded into the program memory. Thus, this system is customized primarily by the contents of program memory.

For this automatic scale, the program would probably reside in read-only memory (ROM), since the microcomputer would always execute the same program, the one which implements the scale functions. The processor would constantly monitor the keyboard and weighing unit, and update the display whenever necessary. The unit would require very (ittle data memory; it would only be needed for rate storage, intermediate results, and for storing a copy of the display.

When the control portion of a product is implemented with a microcomputer chip set, functions can be changed and features added merely by altering the program in memory. With a TTL based system, however, alterations may require extensive rewiring, alteration of PC boards, etc.

The number of applications for microcomputers is limited only by the depth of the designer's imagination. We have listed a few potential applications in Table 0-2, along with the types of peripheral devices usually associated with each product.




Figure 0-1. Microcomputer Application - Automatic Scale

APPLICATION	PERIPHERAL DEVICES ENCOUNTERED
intelligent Terminals	Cathode Ray Tube Display Printing Units Synchronous and Asynchronous data lines Cassette Tape Unit Keyboards
Gaming Machines	Keyboards, pushbuttons and switches Various display devices Coin acceptors Coin dispensers
Cash Registers	Keyboard or Input Switch Array Change Dispenser Digital Display Ticket Printer Magnetic Card reader Communication interface
accounting and Billing Machines	Keyboard Printer Unit Cassette or other magnetic tape unit "Floppy" disks
elephone Switching Control	Telephone Line Scanner Analog Switching Network Dial Registers Class of Service Parcel
Numerically Controlled Machines	Magnetic or Paper Tape Reader Stepper Motors Optical Shaft Encoders
Process Control	Analog-to-Digital Converters Digital-to-Analog Converters Control Switches Displays

# CHAPTER TONS THE FUNCTIONS OF A COMPUTER

This chapter introduces certain basic computer concepts. It provides background information and definitions which will be useful in later chapters of this manual. Those already familiar with computers may skip this material, at their option.

#### A TYPICAL COMPUTER SYSTEM

A typical digital computer consists of:

- a) A central processor unit (CPU)
- b) A memory
- c) Input/output (I/O) ports

The memory serves as a place to store Instructions, the coded pieces of information that direct the activities of the CPU, and Data, the coded pieces of information that are processed by the CPU. A group of logically related instructions stored in memory is referred to as a Program. The CPU "reads" each instruction from memory in a logically determined sequence, and uses it to initiate processing actions. If the program sequence is coherent and logical, processing the program will produce intelligible and useful results.

The memory is also used to store the data to be manipulated, as well as the instructions that direct that manipulation. The program must be organized such that the CPU does not read a non-instruction word when it expects to see an instruction. The CPU can rapidly access any data stored in memory; but often the memory is not large enough to store the entire data bank required for a particular application. The problem can be resolved by providing the computer with one or more input Ports. The CPU can address these ports and input the data contained there. The addition of input ports enables the computer to receive information from external equipment (such as a paper tape reader or floppy disk) at high rates of speed and in large volumes.

A computer also requires one or more **Output Ports** that permit the CPU to communicate the result of its processing to the outside world. The output may go to a display, for use by a human operator, to a peripheral device that produces "hard-copy," such as a line-printer, to a

peripheral storage device, such as a floppy disk unit, or the output may constitute process control signals that direct the operations of another system, such as an automated assembly line. Like input ports, output ports are addressable. The input and output ports together permit the processor to communicate with the outside world.

The CPU unifies the system. It controls the functions performed by the other components. The CPU must be able to fetch instructions from memory, decode their binary contents and execute them. It must also be able to reference memory and I/O ports as necessary in the execution of instructions. In addition, the CPU should be able to recognize and respond to certain external control signals, such as INTERRUPT and WAIT requests. The functional units within a CPU that enable it to perform these functions are described below.

#### THE ARCHITECTURE OF A CPU

A typical central processor unit (CPU) consists of the following interconnected functional units:

- Registers
- Arithmetic/Logic Unit (ALU)
- Control Circuitry

Registers are temporary storage units within the CPU. Some registers, such as the program counter and instruction register, have dedicated uses. Other registers, such as the accumulator, are for more general purpose use.

#### Accumulator:

The accumulator usually stores one of the operands to be manipulated by the ALU. A typical instruction might direct the ALU to add the contents of some other register to the contents of the accumulator and store the result in the accumulator itself. In general, the accumulator is both a source (operand) and a destination (result) register.

Often a CPU will include a number of additional general purpose registers that can be used to store operands or intermediate data. The availability of general purpose

registers eliminates the need to "shuffle" intermediate results back and forth between memory and the accumulator, thus improving processing speed and efficiency.

### Program Counter (Jumps, Subroutines and the Stack):

The instructions that make up a program are stored in the system's memory. The central processor references the contents of memory, in order to determine what action is appropriate. This means that the processor must know which location contains the next instruction.

Each of the locations in memory is numbered, to distinguish it from all other locations in memory. The number which identifies a memory location is called its **Address**.

The processor maintains a counter which contains the address of the next program instruction. This register is called the **Program Counter**. The processor updates the program counter by adding "1" to the counter each time it fetches an instruction, so that the program counter is always current (pointing to the next instruction).

The programmer therefore stores his instructions in numerically adjacent addresses, so that the lower addresses contain the first instructions to be executed and the higher addresses contain later instructions. The only time the programmer may violate this sequential rule is when an instruction in one section of memory is a Jump instruction to another section of memory.

A jump instruction contains the address of the instruction which is to follow it. The next instruction may be stored in any memory location, as long as the programmed jump specifies the correct address. During the execution of a jump instruction, the processor replaces the contents of its program counter with the address embodied in the Jump. Thus, the logical continuity of the program is maintained.

A special kind of program jump occurs when the stored program "Calls" a subroutine. In this kind of jump, the processor is required to "remember" the contents of the program counter at the time that the jump occurs. This enables the processor to resume execution of the main program when it is finished with the last instruction of the subroutine.

A **Subroutine** is a program within a program. Usually it is a general-purpose set of instructions that must be executed repeatedly in the course of a main program. Routines which calculate the square, the sine, or the logarithm of a program variable are good examples of functions often written as subroutines. Other examples might be programs designed for inputting or outputting data to a particular peripheral device.

The processor has a special way of handling subroutines, in order to insure an orderly return to the main program. When the processor receives a Call instruction, it increments the Program Counter and stores the counter's contents in a reserved memory area known as the Stack. The Stack thus saves the address of the instruction to be executed after the subroutine is completed. Then the processor loads the address specified in the Call into its Program Counter. The next instruction fetched will therefore be the first step of the subroutine.

The last instruction in any subroutine is a Return. Such an instruction need specify no address. When the processor fetches a Return instruction, it simply replaces the current contents of the Program Counter with the address on the top of the stack. This causes the processor to resume execution of the calling program at the point immediately following the original Call Instruction.

Subroutines are often **Nested**; that is, one subroutine will sometimes call a second subroutine. The second may call a third, and so on. This is perfectly acceptable, as long as the processor has enough capacity to store the necessary return addresses, and the logical provision for doing so. In other words, the maximum depth of nesting is determined by the depth of the stack itself. If the stack has space for storing three return addresses, then three levels of subroutines may be accommodated.

Processors have different ways of maintaining stacks, Some have facilities for the storage of return addresses built into the processor itself. Other processors use a reserved area of external memory as the stack and simply maintain a Pointer register which contains the address of the most recent stack entry. The external stack allows virtually unlimited subroutine nesting. In addition, if the processor provides instructions that cause the contents of the accumulator. and other general purpose registers to be "pushed" onto the stack or "popped" off the stack via the address stored in the stack pointer, multi-level interrupt processing (described later in this chapter) is possible. The status of the processor (i.e., the contents of all the registers) can be saved in the stack when an interrupt is accepted and then restored after the interrupt has been serviced. This ability to save the processor's status at any given time is possible even if an interrupt service routine, itself, is interrupted,

#### Instruction Register and Decoder:

Every computer has a Word Length that is characteristic of that machine. A computer's word length is usually determined by the size of its internal storage elements and interconnecting paths (referred to as Busses); for example, a computer whose registers and busses can store and transfer 8 bits of information has a characteristic word length of 8-bits and is referred to as an 8-bit parallel processor. An eight-bit parallel processor generally finds it most efficient to deal with eight-bit binary fields, and the memory associated with such a processor is therefore organized to store eight bits in each addressable memory location. Data and instructions are stored in memory as eight-bit binary numbers, or as numbers that are integral multiples of eight bits: 16 bits, 24 bits, and so on. This characteristic eight-bit field is often referred to as a Byte.

Each operation that the processor can perform is identified by a unique byte of data known as an Instruction

**Code** or **Operation Code**. An eight-bit word used as an instruction code can distinguish between 256 alternative actions, more than adequate for most processors.

The processor fetches an instruction in two distinct operations. First, the processor transmits the address in its Program Counter to the memory. Then the memory returns the addressed byte to the processor. The CPU stores this instruction byte in a register known as the Instruction Register, and uses it to direct activities during the remainder of the instruction execution.

The mechanism by which the processor translates an instruction code into specific processing actions requires more elaboration than we can here afford. The concept, however, should be intuitively clear to any logic designer. The eight bits stored in the instruction register can be decoded and used to selectively activate one of a number of output lines, in this case up to 256 lines. Each line represents a set of activities associated with execution of a particular instruction code. The enabled line can be combined with selected timing pulses, to develop electrical signals that can then be used to initiate specific actions. This translation of code into action is performed by the Instruction Decoder and by the associated control circuitry.

An eight-bit instruction code is often sufficient to specify a particular processing action. There are times, however, when execution of the instruction requires more information than eight bits can convey.

One example of this is when the instruction references a memory location. The basic instruction code identifies the operation to be performed, but cannot specify the object address as well. In a case like this, a two- or three-byte instruction must be used. Successive instruction bytes are stored in sequentially adjacent memory locations, and the processor performs two or three fetches in succession to obtain the full instruction. The first byte retrieved from memory is placed in the processor's instruction register, and subsequent bytes are placed in temporary storage; the processor then proceeds with the execution phase. Such an instruction is referred to as Variable Length.

#### Address Register(s):

A CPU may use a register or register-pair to hold the address of a memory location that is to be accessed for data. If the address register is Programmable, (i.e., if there are instructions that allow the programmer to alter the contents of the register) the program can "build" an address in the address register prior to executing a Memory Reference instruction (i.e., an instruction that reads data from memory, writes data to memory or operates on data stored in memory).

#### Arithmetic/Logic Unit (ALU):

All processors contain an arithmetic/logic unit, which is often referred to simply as the ALU. The ALU, as its name implies, is that portion of the CPU hardware which

performs the arithmetic and logical operations on the binary data.

The ALU must contain an Adder which is capable of combining the contents of two registers in accordance with the logic of binary arithmetic. This provision permits the processor to perform arithmetic manipulations on the data it obtains from memory and from its other inputs.

Using only the basic adder a capable programmer can write routines which will subtract, multiply and divide, giving the machine complete arithmetic capabilities. In practice, however, most ALUs provide other built-in functions, including hardware subtraction, boolean logic operations, and shift capabilities.

The ALU contains Flag Bits which specify certain conditions that arise in the course of arithmetic and logical manipulations. Flags typically include Carry, Zero, Sign, and Parity. It is possible to program jumps which are conditionally dependent on the status of one or more flags. Thus, for example, the program may be designed to jump to a special routine if the carry bit is set following an addition instruction.

#### Control Circuitry:

The control circuitry is the primary functional unit within a CPU. Using clock inputs, the control circuitry maintains the proper sequence of events required for any processing task. After an instruction is fetched and decoded, the control circuitry issues the appropriate signals (to units both internal and external to the CPU) for initiating the proper processing action. Often the control circuitry will be capable of responding to external signals, such as an interrupt or wait request. An Interrupt request will cause the control circuitry to temporarily interrupt main program execution, jump to a special routine to service the interrupting device, then automatically return to the main program. A Wait request is often issued by a memory or I/O element that operates slower than the CPU. The control circuitry will idle the CPU until the memory or I/O port is ready with the data.

#### COMPUTER OPERATIONS

There are certain operations that are basic to almost any computer. A sound understanding of these basic operations is a necessary prerequisite to examining the specific operations of a particular computer.

#### Timing:

The activities of the central processor are cyclical. The processor fetches an instruction, performs the operations required, fetches the next instruction, and so on. This orderly sequence of events requires precise timing, and the CPU therefore requires a free running oscillator clock which furnishes the reference for all processor actions. The combined fetch and execution of a single instruction is referred to as an Instruction Cycle. The portion of a cycle identified

with a clearly defined activity is called a **State**. And the interval between pulses of the timing oscillator is referred to as a **Clock Period**. As a general rule, one or more clock periods are necessary for the completion of a state, and there are several states in a cycle.

#### Instruction Fetch:

The first state(s) of any instruction cycle will be dedicated to fetching the next instruction. The CPU issues a read signal and the contents of the program counter are sent to memory, which responds by returning the next instruction word. The first byte of the instruction is placed in the instruction register. If the instruction consists of more than one byte, additional states are required to fetch each byte of the instruction. When the entire instruction is present in the CPU, the program counter is incremented (in preparation for the next instruction fetch) and the instruction will be executed in the remaining states of the instruction cycle. The instruction may call for a memory read or write, an input or output and/or an internal CPU operation, such as a register-to-register transfer or an add-registers operation.

#### Memory Read:

An instruction fetch is merely a special memory read operation that brings the instruction to the CPU's instruction register. The instruction fetched may then call for data to be read from memory into the CPU. The CPU again issues a read signal and sends the proper memory address; memory responds by returning the requested word. The data received is placed in the accumulator or one of the other general purpose registers (not the instruction register).

#### Memory Write:

A memory write operation is similar to a read except for the direction of data flow. The CPU issues a write signal, sends the proper memory address, then sends the data word to be written into the addressed memory location.

#### Wait (memory synchronization):

As previously stated, the activities of the processor are timed by a master clock oscillator. The clock period determines the timing of all processing activity.

The speed of the processing cycle, however, is limited by the memory's Access Time. Once the processor has sent a read address to memory, it cannot proceed until the memory has had time to respond. Most memories are capable of responding much faster than the processing cycle requires. A few, however, cannot supply the addressed byte within the minimum time established by the processor's clock.

Therefore a processor should contain a synchronization provision, which permits the memory to request a Wait state. When the memory receives a read or write enable signal, it places a request signal on the processor's READY line, causing the CPU to idle temporarily. After the memory has

had time to respond, it frees the processor's READY line, and the instruction cycle proceeds.

#### Input/Output:

Input and Output operations are similar to memory read and write operations with the exception that a peripheral I/O device is addressed instead of a memory location. The CPU issues the appropriate input or output control signal, sends the proper device address and either receives the data being input or sends the data to be output.

Data can be input/output in either parallel or serial form. All data within a digital computer is represented in binary coded form. A binary data word consists of a group of bits; each bit is either a one or a zero, Parallel I/O consists of transferring all bits in the word at the same time, one bit per line, Serial I/O consists of transferring one bit at a time on a single line. Naturally serial I/O is much slower, but it requires considerably less hardware than does parallel I/O.

#### Interrupts:

Interrupt provisions are included on many central processors, as a means of improving the processor's efficiency. Consider the case of a computer that is processing a large volume of data, portions of which are to be output to a printer. The CPU can output a byte of data within a single machine cycle but it may take the printer the equivalent of many machine cycles to actually print the character specified by the data byte. The CPU could then remain idle waiting until the printer can accept the next data byte. If an interrupt capability is implemented on the computer, the CPU can output a data byte then return to data processing. When the printer is ready to accept the next data byte, it can request an interrupt. When the CPU acknowledges the interrupt, it suspends main program execution and automatically branches to a routine that will output the next data byte. After the byte is output, the CPU continues with main program execution. Note that this is, in principle, quite similar to a subroutine call, except that the jump is initiated externally rather than by the program.

More complex interrupt structures are possible, in which several interrupting devices share the same processor but have different priority levels. Interruptive processing is an important feature that enables maximum untilization of a processor's capacity for high system throughput.

#### Hold:

Another important feature that improves the throughput of a processor is the Hold. The hold provision enables Direct Memory Access (DMA) operations.

In ordinary input and output operations, the processor itself supervises the entire data transfer. Information to be placed in memory is transferred from the input device to the processor, and then from the processor to the designated memory location. In similar fashion, information that goes


from memory to output devices goes by way of the processor.

Some peripheral devices, however, are capable of transferring information to and from memory much faster than the processor itself can accomplish the transfer. If any appreciable quantity of data must be transferred to or from such a device, then system throughput will be increased by

having the device accomplish the transfer directly. The processor must temporarily suspend its operation during such a transfer, to prevent conflicts that would arise if processor and peripheral device attempted to access memory simultaneously. It is for this reason that a hold provision is included on some processors. CHAPTER 2
THE 8080 CENTRAL
THE 8080 CENTRAL
PROCESSOR UNIT

The 8080 is a complete 8-bit parallel, central processor unit (CPU) for use in general purpose digital computer systems, it is fabricated on a single LSI chip (see Figure 3-1), using Intel's n-channel silicon gate MOS process. The 8080 transfers data and internal state information via an 8-bit, bidirectional 3-state Data Bus (D<sub>0</sub>-D<sub>7</sub>). Memory and peripheral device addresses are transmitted over a separate 16-

bit 3-state Address Bus (A<sub>0</sub>-A<sub>15</sub>). Six timing and control outputs (SYNC, DBIN, WAIT, WR, HLDA and INTE) emanate from the 8080, while four control inputs (READY, HOLD, INT and RESET), four power inputs (+12v, +5v, -5v, and GND) and two clock inputs ( $\phi_1$  and  $\phi_2$ ) are accepted by the 8080.






Figure 2-1. 8080 Photomicrograph With Pin Designations

#### ARCHITECTURE OF THE 8080 CPU

The 8080 CPU consists of the following functional units:

- Register array and address logic
- · Arithmetic and logic unit (ALU)
- Instruction register and control section
- Bi-directional, 3-state data bus buffer

Figure 2-2 illustrates the functional blocks within the 8080 CPU.

#### Registers:

The register section consists of a static RAM array organized into six 16-bit registers:

- Program counter (PC)
- Stack pointer (SP)
- Six 8-bit general purpose registers arranged in pairs, referred to as B,C; D,E; and H,L
- A temporary register pair called W.Z

The program counter maintains the memory address of the current program instruction and is incremented auto-

matically during every instruction fetch. The stack pointer maintains the address of the next available stack location in memory. The stack pointer can be initialized to use any portion of read-write memory as a stack. The stack pointer is decremented when data is "pushed" onto the stack and incremented when data is "popped" off the stack (i.e., the stack grows "downward").

The six general purpose registers can be used either as single registers (8-bit) or as register pairs (16-bit). The temporary register pair, W,Z, is not program addressable and is only used for the internal execution of instructions.

Eight-bit data bytes can be transferred between the internal bus and the register array via the register-select multiplexer. Sixteen-bit transfers can proceed between the register array and the address latch or the incrementer/decrementer circuit. The address latch receives data from any of the three register pairs and drives the 16 address output buffers (A0-A16), as well as the incrementer/decrementer circuit. The incrementer/decrementer circuit receives data from the address latch and sends it to the register array. The 16-bit data can be incremented or decremented or simply transferred between registers.




Figure 2-2, 8080 CPU Functional Block Diagram

#### Arithmetic and Logic Unit (ALU):

The ALU contains the following registers:

- An 8-bit accumulator
- An 8-bit temporary accumulator (ACT)
- A 5-bit flag register: zero, carry, sign, parity and auxiliary carry
- An 8-bit temporary register (TMP)

Arithmetic, logical and rotate operations are performed in the ALU. The ALU is fed by the temporary register (TMP) and the temporary accumulator (ACT) and carry flip-flop. The result of the operation can be transferred to the internal bus or to the accumulator; the ALU also feeds the flag register.

The temporary register (TMP) receives information from the internal bus and can send all or portions of it to the ALU, the flag register and the internal bus.

The accumulator (ACC) can be loaded from the ALU and the internal bus and can transfer data to the temporary accumulator (ACT) and the internal bus. The contents of the accumulator (ACC) and the auxiliary carry flip-flop can be tested for decimal correction during the execution of the DAA instruction (see Chapter 4).

#### Instruction Register and Control:

During an instruction fetch, the first byte of an instruction (containing the OP code) is transferred from the internal bus to the 8-bit instruction register.

The contents of the instruction register are, in turn, available to the instruction decoder. The output of the decoder, combined with various timing signals, provides the control signals for the register array, ALU and data buffer blocks. In addition, the outputs from the instruction decoder and external control signals feed the timing and state control section which generates the state and cycle timing signals.

#### Data Bus Buffer:

This 8-bit bidirectional 3-state buffer is used to isolate the CPU's internal bus from the external data bus (D<sub>0</sub> through D<sub>7</sub>). In the output mode, the internal bus content is loaded into an 8-bit latch that, in turn, drives the data bus output buffers. The output buffers are switched off during input or non-transfer operations.


During the input mode, data from the external data bus is transferred to the internal bus. The internal bus is precharged at the beginning of each internal state, except for the transfer state (T3-described later in this chapter).

#### THE PROCESSOR CYCLE

An instruction cycle is defined as the time required to fetch and execute an instruction. During the fetch, a selected instruction (one, two or three bytes) is extracted from memory and deposited in the CPU's instruction register. During the execution phase, the instruction is decoded and translated into specific processing activities.

Every instruction cycle consists of one, two, three, four or five machine cycles. A machine cycle is required each time the CPU accesses memory or an I/O port. The fetch portion of an instruction cycle requires one machine cycle for each byte to be fetched. The duration of the execution portion of the instruction cycle depends on the kind of instruction that has been fetched. Some instructions do not require any machine cycles other than those necessary to fetch the instruction; other instructions, however, require additional machine cycles to write or read data to/ from memory or I/O devices. The DAD instruction is an exception in that it requires two additional machine cycles to complete an internal register-pair add (see Chapter 4).

Each machine cycle consists of three, four or five states, A state is the smallest unit of processing activity and is defined as the interval between two successive positive-going transitions of the  $\phi_1$  driven clock pulse. The 8080 is driven by a two-phase clock oscillator. All processing activities are referred to the period of this clock. The two non-overlapping clock pulses, labeled  $\phi_1$  and  $\phi_2$ , are furnished by external circuitry. It is the  $\phi_1$  clock pulse which divides each machine cycle into states. Timing logic within the 8080 uses the clock inputs to produce a SYNC pulse, which identifies the beginning of every machine cycle. The SYNC pulse is triggered by the low-to-high transition of  $\phi_2$ , as shown in Figure 2-3.



\*SYNC DOES NOT OCCUR IN THE SECOND AND THIRD MACHINE CYCLES OF A DAD INSTRUCTION SINCE THESE MACHINE CYCLES ARE USED FOR AN INTERNAL REGISTER-PAIR ADD.

Figure 2-3.  $\phi_1$ ,  $\phi_2$  And SYNC Timing

There are three exceptions to the defined duration of a state. They are the WAIT state, the hold (HLDA) state and the halt (HLTA) state, described later in this chapter. Because the WAIT, the HLDA, and the HLTA states depend upon external events, they are by their nature of indeterminate length. Even these exceptional states, however, must

be synchronized with the pulses of the driving clock. Thus, the duration of all states are integral multiples of the clock period.

To summarize then, each clock period marks a state; three to five states constitute a machine cycle; and one to five machine cycles comprise an instruction cycle. A full instruction cycle requires anywhere from four to eight-teen states for its completion, depending on the kind of instruction involved.

#### Machine Cycle Identification:

With the exception of the DAD instruction, there is just one consideration that determines how many machine cycles are required in any given instruction cycle: the number of times that the processor must reference a memory address or an addressable peripheral device, in order to fetch and execute the instruction. Like many processors, the 8080 is so constructed that it can transmit only one address per machine cycle. Thus, if the fetch and execution of an instruction requires two memory references, then the instruction cycle associated with that instruction consists of two machine cycles. If five such references are called for, then the instruction cycle contains five machine cycles.

Every instruction cycle has at least one reference to memory, during which the instruction is fetched. An instruction cycle must always have a fetch, even if the execution of the instruction requires no further references to memory. The first machine cycle in every instruction cycle is therefore a FETCH. Beyond that, there are no fast rules. It depends on the kind of instruction that is fetched.

Consider some examples. The add-register (ADD r) instruction is an instruction that requires only a single machine cycle (FETCH) for its completion. In this one-byte instruction, the contents of one of the CPU's six general purpose registers is added to the existing contents of the accumulator. Since all the information necessary to execute the command is contained in the eight bits of the instruction code, only one memory reference is necessary. Three states are used to extract the instruction from memory, and one additional state is used to accomplish the desired addition. The entire instruction cycle thus requires only one machine cycle that consists of four states, or four periods of the external clock.

Suppose now, however, that we wish to add the contents of a specific memory location to the existing contents of the accumulator (ADD M). Although this is quite similar in principle to the example just cited, several additional steps will be used. An extra machine cycle will be used, in order to address the desired memory location.

The actual sequence is as follows. First the processor extracts from memory the one-byte instruction word addressed by its program counter. This takes three states. The eight-bit instruction word obtained during the FETCH machine cycle is deposited in the CPU's instruction register and used to direct activities during the remainder of the instruction cycle. Next, the processor sends out, as an address.

the contents of its H and L registers. The eight-bit data word returned during this MEMORY READ machine cycle is placed in a temporary register inside the 8080 CPU. By now three more clock periods (states) have elapsed. In the seventh and final state, the contents of the temporary register are added to those of the accumulator. Two machine cycles, consisting of seven states in all, complete the "ADD M" instruction cycle,

At the opposite extreme is the save H and L registers (SHLD) instruction, which requires five machine cycles. During an "SHLD" instruction cycle, the contents of the processor's H and L registers are deposited in two sequentially adjacent memory locations; the destination is indicated by two address bytes which are stored in the two memory locations immediately following the operation code byte. The following sequence of events occurs:

- (1) A FETCH machine cycle, consisting of four states. During the first three states of this machine cycle, the processor fetches the instruction indicated by its program counter. The program counter is then incremented. The fourth state is used for internal instruction decoding.
- (2) A MEMORY READ machine cycle, consisting of three states. During this machine cycle, the byte indicated by the program counter is read from memory and placed in the processor's Z register. The program counter is incremented again.
- (3) Another MEMORY READ machine cycle, consisting of three states, in which the byte indicated by the processor's program counter is read from memory and placed in the W register. The program counter is incremented, in anticipation of the next instruction fetch.
- (4) A MEMORY WRITE machine cycle, of three states, in which the contents of the L register are transferred to the memory location pointed to by the present contents of the W and Z registers. The state following the transfer is used to increment the W.Z register pair so that it indicates the next memory location to receive data,
- (5) A MEMORY WRITE machine cycle, of three states, in which the contents of the H register are transferred to the new memory location pointed to by the W,Z register pair.

In summary, the "SHLD" instruction cycle contains five machine cycles and takes 16 states to execute.

Most instructions fall somewhere between the extremes typified by the "ADD r" and the "SHLD" instructions. The input (INP) and the output (OUT) instructions, for example, require three machine cycles: a FETCH, to obtain the instruction; a MEMORY READ, to obtain the address of the object peripheral; and an INPUT or an OUT-PUT machine cycle, to complete the transfer.

While no one instruction cycle will consist of more then five machine cycles, the following ten different types of machine cycles may occur within an instruction cycle:

- (1) FETCH (M1)
- (2) MEMORY READ
- (3) MEMORY WRITE
- (4) STACK READ
- (5) STACK WRITE
- (6) INPUT
- (7) OUTPUT
- (8) INTERRUPT
- (9) HALT
- (10) HALT+INTERRUPT

The machine cycles that actually do occur in a particular instruction cycle depend upon the kind of instruction, with the overriding stipulation that the first machine cycle in any instruction cycle is always a FETCH.

The processor identifies the machine cycle in progress by transmitting an eight-bit status word during the first state of every machine cycle. Updated status information is presented on the 8080's data lines (Dg-Dg), during the SYNC interval. This data should be saved in latches, and used to develop control signals for external circuitry. Table 2-1 shows how the positive-true status information is distributed on the processor's data bus.

Status signals are provided principally for the control of external circuitry. Simplicity of interface, rather than machine cycle identification, dictates the logical definition of individual status bits. You will therefore observe that certain processor machine cycles are uniquely identified by a single status bit, but that others are not. The M<sub>1</sub> status bit (D<sub>6</sub>), for example, unambiguously identifies a FETCH machine cycle. A STACK READ, on the other hand, is indicated by the coincidence of STACK and MEMR signals. Machine cycle identification data is also valuable in the test and de-bugging phases of system development. Table 2-1 lists the status bit outputs for each type of machine cycle.

#### State Transition Sequence:

Every machine cycle within an instruction cycle consists of three to five active states (referred to as T<sub>1</sub>, T<sub>2</sub>, T<sub>3</sub>, T<sub>4</sub>, T<sub>5</sub> or T<sub>W</sub>). The actual number of states depends upon the instruction being executed, and on the particular machine cycle within the greater instruction cycle. The state transition diagram in Figure 2-4 shows how the 8080 proceeds from state to state in the course of a machine cycle. The diagram also shows how the READY, HOLD, and INTERRUPT lines are sampled during the machine cycle, and how the conditions on these lines may modify the

basic transition sequence. In the present discussion, we are concerned only with the basic sequence and with the READY function. The HOLD and INTERRUPT functions will be discussed later.

The 8080 CPU does not directly indicate its internal state by transmitting a "state control" output during each state; instead, the 8080 supplies direct control output (INTE, HLDA, DBIN, WR and WAIT) for use by external circuitry.

Recall that the 8080 passes through at least three states in every machine cycle, with each state defined by successive low-to-high transitions of the  $\phi_1$  clock. Figure 2-5 shows the timing relationships in a typical FETCH machine cycle. Events that occur in each state are referenced to transitions of the  $\phi_1$  and  $\phi_2$  clock pulses.

The SYNC signal identifies the first state (T<sub>1</sub>) in every machine cycle. As shown in Figure 2-5, the SYNC signal is related to the leading edge of the \$\phi\_2\$ clock. There is a delay (tDC) between the low-to-high transition of \$\phi\_2\$ and the positive-going edge of the SYNC pulse. There also is a corresponding delay (also tDC) between the next \$\phi\_2\$ pulse and the falling edge of the SYNC signal, Status information is displayed on DD-D7 during the same \$\phi\_2\$ to \$\phi\_2\$ interval. Switching of the status signals is likewise controlled by \$\phi\_2\$.

The rising edge of  $\phi_2$  during  $T_1$  also loads the processor's address lines (A<sub>0</sub>-A<sub>15</sub>). These lines become stable within a brief delay (t<sub>DA</sub>) of the  $\phi_2$  clocking pulse, and they remain stable until the first  $\phi_2$  pulse after state  $T_3$ . This gives the processor ample time to read the data returned from memory.

Once the processor has sent an address to memory, there is an opportunity for the memory to request a WAIT. This it does by pulling the processor's READY line low, prior to the "Ready set-up" interval (tRS) which occurs during the  $\phi_2$  pulse within state T<sub>2</sub> or T<sub>W</sub>. As long as the READY line remains low, the processor will idle, giving the memory time to respond to the addressed data request. Refer to Figure 2-5.

The processor responds to a wait request by entering an alternative state  $\{T_W\}$  at the end of  $T_2$ , rather than proceeding directly to the  $T_3$  state. Entry into the  $T_W$  state is indicated by a WAIT signal from the processor, acknowledging the memory's request. A low-to-high transition on the WAIT line is triggered by the rising edge of the  $\phi_1$  clock and occurs within a brief delay  $\{t_{DC}\}$  of the actual entry into the  $T_W$  state.


A wait period may be of indefinite duration. The processor remains in the waiting condition until its READY line again goes high. A READY indication must precede the falling edge of the  $\phi_2$  clock by a specified interval (tRS), in order to guarantee an exit from the  $T_W$  state. The cycle may then proceed, beginning with the rising edge of the next  $\phi_1$  clock. A WAIT interval will therefore consist of an integral number of  $T_W$  states and will always be a multiple of the clock period.

Instructions for the 8080 require from one to five machine cycles for complete execution. The 8080 sends out 8 bit of status information on the data bus at the beginning of each machine cycle (during SYNC time). The following table defines the status information.

#### STATUS INFORMATION DEFINITION

	_	**** 4:********************************
Symbols	Data Bus Bit	Definition
INTA*	D <sub>0</sub>	Acknowledge signal for INTERRUPT request. Signal should be used to gate a restart instruction onto the data bus when DBIN is active.
₩Ō	D <sub>1</sub>	Indicates that the operation in the current machine cycle will be a WRITE memory or OUTPUT function ( $\overline{WO}$ = 0). Otherwise, a READ memory or INPUT operation will be executed.
STACK	D <sub>2</sub>	Indicates that the address bus holds the pushdown stack address from the Stack Pointer.
HLTA	$D_3$	Acknowledge signal for HALT instruction.
OUT	D <sub>4</sub>	Indicates that the address bus contains the address of an output device and the data bus will contain the output data when WR is active.
M <sub>1</sub>	D <sub>5</sub>	Provides a signal to indicate that the CPU is in the fetch cycle for the first byte of an instruction.
INP*	D <sub>6</sub>	Indicates that the address bus contains the address of an input device and the input data should be placed on the data bus when D8IN is active.
MEMR.	D <sub>7</sub>	Designates that the data bus will be used for memory read data.

<sup>&</sup>quot;These three status bits can be used to control the flow of data onto the 8080 data bus



STATUS




Table 2-1, 8080 Status Bit Definitions




Figure 2-4. CPU State Transition Diagram


The events that take place during the T<sub>3</sub> state are determined by the kind of machine cycle in progress. In a FETCH machine cycle, the processor interprets the data on its data bus as an instruction. During a MEMORY READ or a STACK READ, data on this bus is interpreted as a data word. The processor outputs data on this bus during a MEMORY WRITE machine cycle. During I/O operations, the processor may either transmit or receive data, depending on whether an OUTPUT or an INPUT operation is involved.

Figure 2-6 illustrates the timing that is characteristic of a data input operation. As shown, the low-to-high transition of  $\phi_2$  during T<sub>2</sub> clears status information from the processor's data lines, preparing these lines for the receipt of incoming data. The data presented to the processor must have stabilized prior to both the " $\phi_1$ —data set-up" interval (t<sub>DS1</sub>), that precedes the falling edge of the  $\phi_1$  pulse defining state T<sub>3</sub>, and the " $\phi_2$ —data set-up" interval (t<sub>DS2</sub>), that precedes the rising edge of  $\phi_2$  in state T<sub>3</sub>. This same

data must remain stable during the "data hold" interval (tpH) that occurs following the rising edge of the  $\phi_2$  pulse. Data placed on these lines by memory or by other external devices will be sampled during T3.

During the input of data to the processor, the 8080 generates a DBIN signal which should be used externally to enable the transfer. Machine cycles in which DBIN is available include: FETCH, MEMORY READ, STACK READ, and INTERRUPT. DBIN is initiated by the rising edge of  $\phi_2$  during state T2 and terminated by the corresponding edge of  $\phi_2$  during T3. Any Tw phases intervening between T2 and T3 will therefore extend DBIN by one or more clock periods.

Figure 2-7 shows the timing of a machine cycle in which the processor outputs data. Output data may be destined either for memory or for peripherals. The rising edge of  $\phi_2$  within state  $T_2$  clears status information from the CPU's data lines, and loads in the data which is to be output to external devices. This substitution takes place within the



NOTE: N Refer to Status Word Chart on Page 2-6.

Figure 2-5. Basic 8080 Instruction Cycle




Figure 2-6. Input Instruction Cycle




Figure 2-7. Output Instruction Cycle

"data output delay" interval (tDD) following the  $\phi_2$  clock's leading edge. Data on the bus remains stable throughout the remainder of the machine cycle, until replaced by updated status information in the subsequent T<sub>1</sub> state. Observe that a READY signal is necessary for completion of an OUTPUT machine cycle. Unless such an indication is present, the processor enters the TW state, following the T2 state. Data on the output lines remains stable in the interim, and the processing cycle will not proceed until the READY line again goes high.

The 8080 CPU generates a  $\overline{WR}$  output for the synchronization of external transfers, during those machine cycles in which the processor outputs data. These include MEMORY WRITE, STACK WRITE, and OUTPUT. The negative-going leading edge of  $\overline{WR}$  is referenced to the rising edge of the first  $\phi_1$  clock pulse following  $T_2$ , and occurs within a brief delay ( $t_{DC}$ ) of that event,  $\overline{WR}$  remains low until re-triggered by the leading edge of  $\phi_1$  during the state following  $T_3$ . Note that any  $T_W$  states intervening between  $T_2$  and  $T_3$  of the output machine cycle will neces-

sarily extend  $\overline{WR}$ , in much the same way that DBIN is affected during data input operations.

All processor machine cycles consist of at least three states: T<sub>1</sub>, T<sub>2</sub>, and T<sub>3</sub> as just described. If the processor has to wait for a response from the peripheral or memory with which it is communicating, then the machine cycle may also contain one or more T<sub>W</sub> states. During the three basic states, data is transferred to or from the processor.

After the T<sub>3</sub> state, however, it becomes difficult to generalize, T<sub>4</sub> and T<sub>5</sub> states are available, if the execution of a particular instruction requires them. But not all machine cycles make use of these states. It depends upon the kind of instruction being executed, and on the particular machine cycle within the instruction cycle. The processor will terminate any machine cycle as soon as its processing activities are completed, rather than proceeding through the T<sub>4</sub> and T<sub>5</sub> states every time. Thus the 8080 may exit a machine cycle following the T<sub>3</sub>, the T<sub>4</sub>, or the T<sub>5</sub> state and proceed directly to the T<sub>1</sub> state of the next machine cycle.

STATE	ASSOCIATED ACTIVITIES					
T <sub>1</sub>	A memory address or I/O device number is placed on the Address Bus (A <sub>15-0</sub> ); status information is placed on Data Bus (D <sub>7-0</sub> ).					
Т2	The CPU samples the READY and HOLD inputs and checks for halt instruction.					
TW (optional)	Processor enters wait state if READY is low or if HALT instruction has been executed.					
Т3	An instruction byte (FETCH machine cycle), data byte (MEMORY READ, STACK READ) or interrupt instruction (INTERRUPT machine cycle) is input to the CPU from the Data Bus; or a data byte (MEMORY WRITE, STACK WRITE or OUTPUT machine cycle) is output onto the data bus.					
T4 T5 (optional)	States T4 and T5 are available if the execution of a particular instruction requires them; if not, the CPU may skip one or both of them. T4 and T5 are only used for internal processor operations.					

**Table 2-2. State Definitions** 

#### INTERRUPT SEQUENCES

The 8080 has the built-in capacity to handle external interrupt requests. A peripheral device can initiate an interrupt simply by driving the processor's interrupt (INT) line high.

The interrupt (INT) input is asynchronous, and a request may therefore originate at any time during any instruction cycle. Internal logic re-clocks the external request, so that a proper correspondence with the driving clock is established. As Figure 2-8 shows, an interrupt request (INT) arriving during the time that the interrupt enable fine (INTE) is high, acts in coincidence with the 62 clock to set the internal interrupt latch. This event takes place during the last state of the instruction cycle in which the request occurs, thus ensuring that any instruction in progress is completed before the interrupt can be processed.

The INTERRUPT machine cycle which follows the arrival of an enabled interrupt request resembles an ordinary FETCH machine cycle in most respects. The M<sub>1</sub> status bit is transmitted as usual during the SYNC interval. It is accompanied, however, by an INTA status bit (D<sub>0</sub>) which acknowledges the external request. The contents of the program counter are latched onto the CPU's address lines during T<sub>1</sub>, but the counter itself is not incremented during the INTERRUPT machine cycle, as it otherwise would be.

In this way, the pre-interrupt status of the program counter is preserved, so that data in the counter may be restored by the interrupted program after the interrupt request has been processed.

The interrupt cycle is otherwise indistinguishable from an ordinary FETCH machine cycle. The processor itself takes no further special action. It is the responsibility of the peripheral logic to see that an eight-bit interrupt instruction is "jammed" onto the processor's data bus during state T3. In a typical system, this means that the data-in bus from memory must be temporarily disconnected from the processor's main data bus, so that the interrupting device can command the main bus without interference.

The 8080's instruction set provides a special one-byte call which facilitates the processing of interrupts (the ordinary program Call takes three bytes). This is the RESTART instruction (RST). A variable three-bit field embedded in the eight-bit field of the RST enables the interrupting device to direct a Call to one of eight fixed memory locations. The decimal addresses of these dedicated locations are: 0, 8, 16, 24, 32, 40, 48, and 56. Any of these addresses may be used to store the first instruction(s) of a routine designed to service the requirements of an interrupting device. Since the (RST) is a call, completion of the instruction also stores the old program counter contents on the STACK.




Figure 2-8. Interrupt Timing




Figure 2-9. HOLD Operation (Read Mode)




Figure 2-10. HOLD Operation (Write Mode)

#### HOLD SEQUENCES

The 8080A CPU contains provisions for Direct Memory Access (DMA) operations. By applying a HOLD to the appropriate control pin on the processor, an external device can cause the CPU to suspend its normal operations and relinquish control of the address and data busses. The processor responds to a request of this kind by floating its address to other devices sharing the busses. At the same time, the processor acknowledges the HOLD by placing a high on its HLDA outpin pin. During an acknowledged HOLD, the address and data busses are under control of the peripheral which originated the request, enabling it to conduct memory transfers without processor intervention.

Like the interrupt, the HOLD input is synchronized internally. A HOLD signal must be stable prior to the "Hold set-up" interval  $(t_{HS})$ , that precedes the rising edge of  $\phi_2$ .

Figures 2-9 and 2-10 illustrate the timing involved in HOLD operations. Note the delay between the asynchronous HOLD REQUEST and the re-clocked HOLD. As shown in the diagram, a coincidence of the READY, the HOLD, and the  $\phi_2$  clocks sets the internal hold latch. Setting the latch enables the subsequent rising edge of the  $\phi_1$  clock pulse to trigger the HLDA output.

Acknowledgement of the HOLD REQUEST precedes slightly the actual floating of the processor's address and data lines. The processor acknowledges a HOLD at the beginning of T3, if a read or an input machine cycle is in progress (see Figure 2-9). Otherwise, acknowledgement is deferred until the beginning of the state following T3 (see Figure 2-10). In both cases, however, the HLDA goes high within a specified delay ( $t_{DC}$ ) of the rising edge of the selected  $\phi_1$  clock pulse. Address and data lines are floated within a brief delay after the rising edge of the next  $\phi_2$  clock pulse. This relationship is also shown in the diagrams.

To all outward appearances, the processor has suspended its operations once the address and data busses are floated. Internally, however, certain functions may continue. If a HOLD REQUEST is acknowledged at Tg, and if the processor is in the middle of a machine cycle which requires four or more states to complete, the CPU proceeds through T4 and T5 before coming to a rest. Not until the end of the machine cycle is reached will processing activities cease. Internal processing is thus permitted to overlap the external DMA transfer, improving both the efficiency and the speed of the entire system.

The processor exits the holding state through a sequence similar to that by which it entered. A HOLD REQUEST is terminated asynchronously when the external device has completed its data transfer. The HLDA output

returns to a low level following the leading edge of the next \$\phi\$1 clock pulse. Normal processing resumes with the machine cycle following the last cycle that was executed.

#### HALT SEQUENCES

When a halt instruction (HLT) is executed, the CPU enters the halt state ( $T_{WH}$ ) after state  $T_2$  of the next machine cycle, as shown in Figure 2-11. There are only three ways in which the 8080 can exit the halt state:

- A high on the RESET line will always reset the 8080 to state T<sub>1</sub>; RESET also clears the program counter.
- A HOLD input will cause the 8080 to enter the hold state, as previously described. When the HOLD line goes low, the 8080 re-enters the halt state on the rising edge of the next \$\phi\_1\$ clock pulse.
- An interrupt (i.e., INT goes high white INTE is enabled) will cause the 8080 to exit the Halt state and enter state T<sub>1</sub> on the rising edge of the next \$\phi\_1\$ clock pulse. NOTE: The interrupt enable (INTE) flag must be set when the halt state is entered; otherwise, the 8080 will only be able to exit via a RESET signal.

Figure 2-12 illustrates halt sequencing in flow chart form.

#### START-UP OF THE 8080 CPU

When power is applied initially to the 8080, the processor begins operating immediately. The contents of its program counter, stack pointer, and the other working registers are naturally subject to random factors and cannot be specified. For this reason, it will be necessary to begin the power-up sequence with RESET.

An external RESET signal of three clock period duration (minimum) restores the processor's internal program counter to zero. Program execution thus begins with memory location zero, following a RESET. Systems which require the processor to wait for an explicit start-up signal will store a halt instruction (EI, HLT) in the first two locations, A manual or an automatic INTERRUPT will be used for starting. In other systems, the processor may begin executing its stored program immediately. Note, however, that the RESET has no effect on status flags, or on any of the processor's working registers (accumulator, registers, or stack pointer). The contents of these registers remain indeterminate, until initialized explicitly by the program.




Figure 2-11. HALT Timing




Figure 2-12. HALT Sequence Flow Chart.




Figure 2-13. Reset.




Figure 2-14. Relation between HOLD and INT in the HALT State.

MNEMONIC	i OP C	ODE	be 1 i 1 i			M2				
	D7 D6 D6 D4	D3D2D1D0	ŢΊ	T 2(2)	тз	T4	ТВ	T1	⊤ 2 iZi	Т3
MOV r1, r2	0 1 <b>0</b> D	0 8 8 8	PC OUT STATUS	PC = PC +1	INST-TMP/IR	(SSSI→TMP	(TMPÌ→ĐĐĐ			V 8,000 s
MOV r, M	0 1 D D	D 1 1 0	¥	1		×(3)		HL OUT STATUS:61	DATA-	
MOV M, r	0111	0 8 8 8	:	-		ISSS)TMP		HL OUT STATUSI7	T 4P)-	⇒DATA BUS
5PHL	1111	1001			:	нп	5P			
MVI /, deta	. 0000	D 1 1 0				×		PC OUT STATUS(6)	32 —	-0000
MVI M, data	0011	3110				×		•	32	-TMP
LXIrp, cesa	0 0 A P	0 0 0 1				×			PC - PC - 1 52	<b>-</b> -r)
LDA ador	0011	1010				х			PC = PC + 1 32 —	+Z
STA addr	0 0 1 1	0010	<u> </u>	'	·	×			PC - PC + 1 82 -	<del></del> 2
LHLD addr	0 0 1 0	1010		<u> </u>		×		٠,	PC = PC + 1 82 -	<b>-</b> 2
SHLD eddr	0010	D D 1 Q				. ×		PC OUT STATUSIES	PC = PC + 1 92-	-2
LOAX rp 4	0 Q F P	1010		!		×		rp QUT STATUSIGI	CATA	
STAX rp 4	0 0 F F	0010				×		rp OUT STATUS <sup>[7]</sup>	'A)	-DATA BUS
XCHG	1 1 1 0	7011				(HLI⊷(OEI	1			
ADDr	1 0 0 0	0 5 5 5				{SSSITMP  AIACT		[9]	(ACT)+ITMPA	
ADO M	1000	0 1 3 0				IAI-ACT		HL OUT STATUS(6)	DATA-	-ТМР
ADIOSta	1100	0110			:	IAI-ACT		PC OUT STATUS:6	PC - PC - 1 = 2 -	- TMP
ADC r	1 0 0 0	1555				(\$\$\$)÷TMP (A)÷ACT		191	IACTI+ITMP:~CY+A	! !
ADC W	1000	1110			<u> </u>	: (A)→ACT		HL GUT STATUSIG	JATA-	TMP
ACIdata	1100	1110		:		IAI-ACT		PC OUT STATUS <sup>(6)</sup>	PC - PC + 1 32-	TMP
SUBr	1001	0 8 8 8				ISSS)→TMP	1	[9)	(ACTI-(TMPA	
SUB M	1001	0110			:	IAI→ACT		HL OUT STATUS:6	-ATA-	- <del></del> TMP
SUIdata	1 1 0 1	0110				(A}→ACT		PC OUT STATUSIG	PC = PC + 1 82-	- 19-TMP
\$8 B r	1001	1 \$ \$ \$	<u> </u>			(SSSI-TMP (A)-ACT		la	(ACT)-ITMPI-CY-A	
SBBM	1001	1 1 1 0				IA)→ACT		HL OUT STATUS(6)	JATA-	-TMP
SBI der te	1 1 0 1	1 1 1 0				IAI→ACT		PC OUT STATUS:61	PC = PC + 1 87-	- TMP
INFI r	0000					IDDDH-TMP  TMP) + 1-ALU	ALU00D			
INFL M	0011	0 1 0 0				×		HL OUT STATUS[6]	DATA - TMPI+1-	TMP ALU
DCR r	0 0 0 0	D 1 D 1				(DDD)→TMP (TMP)+1→ALU	ALU-000			
DOR M	0 0 1 1	B 1 Q 1				×		HL OUT STATUS[8]	ΞΑΤΑ =   '''MP)-1 =	TMP ALU
INX rp	0 D F P	0011				(AP) + 1	PP P			187
DCX re	0 0 F P	1011				IRP) - 1	₩P			1 A A
(B) <sub>qr</sub> GAG	0 0 R P	1 0 0 1		L i ¯		×		riJ→ACT	(L)→TMP, (ACT)+(TMP;ALU	ALUL, CY
DAA	0 0 1 0	0 1 1 1				DAA-A, FLAGS[10]				
ANA r	1010	0 5 5 5	<b>,</b>			(SSSI→TMP {AI→ACT		(9)	(ACTI+ITMPI-A	.574.74
ANA M	1 0 1 0	0110	PC OUT STATUS	PC = PC +	I INST→TMP/IR	(A)→ACT		HL OUT STATUS(S)	DATA-	- ТМР

мз				M4		MS						
T1	T2(2)	T2	71	T2[2]	тз	Т1	T2(2)	Т3	T4	Т5		
إراجوره وبالأساء	AND THE RESERVE			1111	A	ng ran bij	27042	****	1357	a) pp)		
· ****	e a production of the						1941			1 70		
20	4.		2.0			A	1964	1-14 × ×	A. 100	200		
	artigram and singular medical control of the contro	<b>V</b>		in i Kir				177	35.	i kanga		
· .						877 H	PW-	78.	1400	7		
HL OUT STATUS <sup>[7]</sup>	(TMP)	- DATA BUS				4.4		1.12	1.32	7		
PC OUT STATUS <sup>[6]</sup>	PC - PC + 1 B3 -	-rh	100 Table 100 Ta			agi.	* 100		945			
1	PC = PC + 1 83 -	- W	WZ OUT STATUSÍGI	DATA	- ^	19. 200	100		300			
	PC = #C + 1 83-	<b>-</b> W	WZ OUT STATUS <sup>[7]</sup>	(A)	DATA BUS		12.0		Z.C			
	PG = PC + 1 83-	W	WZ OUT STATUSIG	DATA	L	WZ OUT STATUS[6]	DATA-	e-H	#¥2.	*april		
PC OUT STATUS[6]	PC - PC + 1 83 -	-w	WZ OUT STATUS[7]	(L)	DATA BUS	WZ OUT STATUS[7]	(H)	-DATA BUS				
									, i.,			
poter son	ii. (147)		( )	13.00				1000	Stalk	A-1 ( - , )		
		SAL E	A CA	<b>数</b> 2000			37.	2 4 2 A 7 C	2005	554 K194		
				* 1			<b>4</b>					
[9]	(ACT)+(TMP)-+A	JE30.*	1773	<b>147</b> 343	7.7		*U+0	1.5	30.	A THE STATE OF THE		
[9]	(ACT)+(TMP)A	14 (4 (4) (2) (***********************************	e gleen		100	<b>10</b> .000		100 E		3 ***		
	and the second section of the s								4.54.84	1 1 1		
[9]	(ACT)+(TMP)+CY-A		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ra <sub>y</sub> on the				1532.5				
(9)	(ACT)+(TMP)+CY-A		W Ra	Section Control					10 Y			
			. જાર હિંદન		- 17.19	(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	100	29945)	1, 196	2 10-10		
[9]	(ACTI-(TMP)→A	<u> </u>	W	1998	× 4/57	par 19	1340	. 30	345,7			
(9I	(ACTI-(TMPI→A		n in in galantisa nanan galantisa		10.00			50000	* 34%	1 T. T. E.		
			W RVS				1727					
[9]	{ACT}-(TMP}-CY-A		(17) 47 (1 <b>0</b> ) (17) 47 (17) (17) 17		74			6.71.		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
[9]	(ACT)-(TMP)-CY-A			200	100	7 <b>5</b> 7. F	1410	1/24	F. 814.0	ii şaçız		
			10 May 1					<b>4</b> 25				
HL QUT STATUS[7]	ALU-	- DATA BUS	4	179	- 3/2/8		713	exite.				
					3	1. A.			10 V = (	14. 6.		
HL OUT STATUS(7)	ALU-	► OATA BUS	: 41			217 W						
KORN TH		*		471	4 3/3/12		- <b>4</b>	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		14		
				128	70	ente d	7	<b>7</b> 1038.51				
(rh)→ACT	(H)→TMP (ACT)+(TMP)+CYALC		144			44,4-4		<b>27</b> 76				
			****	1		4	1116	1454		2 T 1 , T 1 N 7 N 1 N 1 N 1 N 1 N 1 N 1 N 1 N 1 N		
			(2)	1.723		4 ***						
f91	(ACT)+(TMP)A	100		1		1	1.34	100		1000		

OP CODE		M1 <sup>(1)</sup>			M2				
D7 D6 D5 D4 ! D3 D2 D1 D0	T1 T2[2]	тз }	T4	Т5	T1	Т3			
1 1 1 0   0 1 1 0	PC OUT PC - PC - 1 STATUS !	INST-TMP/IR	(A)→ACT		PC OUT STATUSIG	PC = PC +1 B2_	<b>"</b> TMP		
1 0 1 0 1 S S S	à .	•	(A)→ACT (SSS)→TMP		(9)	(ACTI+(TPM)→A	:		
1010 1110			(A)→ACT		HL OUT STATUS[6]	DATA-	ТМР		
1110 1110			IAJ-•ACT		PC OUT	PC - PC + 1 82	<b>←</b> TMP		
101:0555		<u>-</u>	IAI-A T		[8]	(ACT)+(TMP)-A			
1011:0110			(A)→ACT		HL DUT	. DATA —	TMP		
1111 0 1 0			(A)→ACT		PC OUT	PC - PC +1 92	<b>→</b> TMP		
1011:1555		<u> </u>	(A) -ACT	**	[9]	(ACTI-ITMPI.FLAGS			
10111111			IAJ→ACT		HL OUT	DATA -	TMP		
111 1110	<del></del>	1	IAI-ACT	1.05	PC OUT	PC - PC + 1 82 -	TMP		
0000 0111			(A)-ALU	17.45	(9)	ALU-A, CY			
00001111		<del>                                     </del>	(A)→ALU	25	191	ALU-A, CY	1000 m		
0001.0111		<del>   </del>	ROTATE IA1, CY→ALU		[9]	ALU-A, CY			
0001 111:				<del></del>	[9]	ALU-A, CY	1,50,7		
	<u>'</u>	<u> </u>	ATATE	<del> </del>		1.2	*:VV-		
				1 11 1	197 <sup>1</sup>				
	<u> </u>	<u> </u>		ļ <u>.</u>	BC OUT	<del>                                     </del>	200 200 Z		
				<u></u>	STATUS 6	<u>!</u>			
••••••••••••••••••••••••••••••••••••••					STATUS.6	<u> </u>	- Z		
<u> </u>		ļ			\$TATU\$.6	<del> </del>	-Z		
1 1 C C : C 1 0 0			IUDGE COND IF TRUE, SP •	SP - 1	STATUSIGI PC OUT		- Z		
11:00:1001	<u> </u>	,	×	<u> </u>	SP OUT STATUS: 51	SP = SP +: DATA-	<b>-</b> -Z		
1100 000		INST→TMP/IR	JUDGE COND	DITION[74]	SP OUT STATUS IS	<del></del>	- Z		
1 1 N N ! N 1 1 1		¢→W 1NST→TMP/FR	SP = SP -	. 1	SP OUT STATUS 16.	SP = SP - 1 PCHF-	-OATA BU		
1 + 1 0 1 0 0 1		INST→TMP/IR	IHL) ··· ·	PC					
1197 0104	:	•	5P = SP -	- 1	SP OUT STATUS. (6)	5P - SP - 1 (rh)-	- DATA BU		
1111 0101		i	SP - SP -	- 1	SP OUT STATUS:16	SP-SP-1 IAI-	►DATA BU		
1 1 P P 0 0 0 f			x		SP OUT STATUS:15	SP = SP + 1 DATA-	<b>⊢</b> r1		
1111 0001	:	1	×	1 1 1	SP OUT STATUSI <sup>15</sup>		FLAGS		
1110 0011			×		SP OUT STATUS:15	SP-SP+1 OATA	-z		
1 1 0 1 1 0 1 1	. :	1	×		PC OUT	PC = PC + 1 B2-	- Z, W		
1101 0011			×		PC OUT STATUS:6		-z, w		
1111 1011			SET INTE F/F		1		180		
1111 0011	!		RESET INTE F/F	<u> </u>	<del> </del>				
0 1 1 1 0 1 1 0	<del>                                     </del>	+	×	4,75	PC OUT	HALT MODE(20)			
0000 0000		I INST→TMP/IR	×		312103	1.33			
	D7 D6 D5 D4   D3 D2 D1 D0  1 1 1 0 0 1 1 0 0  1 0 1 0 1 5 5 5  1 0 1 0 1 1 1 0 1 1 0  1 1 1 1 0 1 1 1 0  1 1 1 1	D7 D6 D6 D4   D3 D2 D1 D0	T1	Ty Dy	D	Data   Data	Type   Type		

PC = PC = 1   93   93   93   93   93   93   94   95		мз			M4		M5			<u> </u>			
Discription	<b>T</b> 1	T Z i <b>2</b> 1	Т3	TI	72121	Т3	TI	T2 2	Т3	Т4	T5		
B	[9]	(ACT)-(TWPH-A		~ 4		<b>***</b>		****		4	4		
O	1 2 2					<del></del>	1.38(3. 1	-			42	i	
S	[ <del>0</del> ]	(ACT1+/TMPI→A								1000	1000	•	
G	[9]	(ACTI+ITMPI→A			Ųķija	***(x,0							
G					NY Year	Para de la companya della companya d	nukip ser	1.50	14.9	ą osą		•	
GOLT   GOLT   GOLD	(9) -	(ACTI+/TMP)→A			1947 - L	1 1			2.5		118000		
B	(9)	HACT;→ TMP)→A		\$1.49	er kert		152. 153.	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		ž, 142 (Š	4		
FOUR						#25 A.S.		0.000	35000 <b>(1</b>	97 A	*		
FOUR	[9]	(ACT)-(TMPI): FLAGS					A TOP LINE			eres es	4.34		
FOUR PC-PC-1 53	[9]	(ACT)-(TMP); FLAGS						5,000					
FC CUIT_SIST   FC - FC - 1   93 - Im-W   FC - Im-W   FC - FC - 1   93 - Im-W   FC		ar est	শ্ৰহণ	10 A 17 S	An Since		1. 1. 1. 1. 1. 1.	1.30	2- n				
PCOUT 93				2. 4.37.43			300 - 20 3 3	i de la companya de l		100	LASE I		
PC OUT   STATUS     PC = PC - 1   S3 - wW   STATUS     PC - PC - 1   PC - PC - PC - 1   PC - PC			1 - 100			West Control			in which	T-mark			
FCOUT   FCOU	Carrier 1	32.34	in last	i i i i i i i i i i i i i i i i i i i	<b>***</b>				an and beginning				
PC OUT STATUSIS PC = PC = 1 93		ing +-		1,300	<b>( )</b>				3.9				
PC OUT STATUS! PC = PC = 1	1.52		1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		• 10 m		10 AM		5.30 0.31	942			
STATUS	<u>.</u>					199	8			1			
STATUS  -12    PC = PC = 1   93	STATUS[6]	PC - PC - 1 93 —	<del></del>		18 18 18 18 18 18 18 18 18 18 18 18 18 1		1,500	<del></del>		A CAN	A CONTRACTOR AND ADDRESS OF THE PARTY.	WŽ OUT STATUS[11]	IWZ1 + 1 - PC
STATUSIE    STAT	STATUS[6]	PC = PC +1 e3					Andrew Johnson	11/2		1	**	WZ OUT STATUS[11,12]	(WZ) + 1 → PC
STATUS     SP - SP - 1   DATA — W   STATUS     SP - SP - 1   DATA — W   STATUS     WZ OUT   STATUS     WZ OUT   STATUS     WZ OUT   WZ O	STATUS[6]			STATUS[16]	(PCH) SP = UP = 1	DATA BUS	SP OUT STATUSI16)	(PCL)-	DATA BUS	- X	<b>#</b> (5	WZ OUT STATUS(11)	(WZ) + 1 — PC
## OUT STATUS!   SP - SP - 1 DATA - +W   SP OUT STATUS!   SP - SP - 1 DATA - +W   SP OUT STATUS!   SP - SP - 1 DATA - +W   SP OUT STATUS!   SP - SP - 1 DATA - +W   SP OUT STATUS!   SP OUT STATUS!   SP - SP - 1 DATA - +W   SP OUT STATUS!   SP OUT STATUS!   SP - SP - 1 DATA - +W   SP OUT STATUS!   SP OUT STATUS!   SP - SP - 1 DATA - +W   SP OUT STATUS!   STATUS!   STATUS!   SP OUT STATUS!   STATUS!   STATUS!   SP OUT STATUS!   STATU	STATUSIE	PC - PC - 1 B3 -		STATUS[16]		1.	SP OUT STATUS[16]	IPCL)-	DATA BUS	- 1	*	WZ OUT STATUS(11,12)	(₩Z) + 1 +C
SPOUT   SPOUT   SPOUT   SPOUT   STATUSITIS   STATU	STATUS(15)		<del></del>				3 3 3					WZ OUT STATUS[11]	(₩Z) + 1 → PC
SP OUT   SP OUT   SP - SP - 1 DATA - W   SP OUT   STATUS 16    SP - SP - 1 DATA - W   STATUS 16    SP - SP - 1 DATA - W   STATUS 16    STATUS 16    DATA - W   STATUS 16    STATUS 16    DATA - W   STATUS 16    ST	\$TATUSI15]			<del></del>			<u> </u>	·	- 2,4			W2 OUT STATUS[11,52]	(WZ] + 1 → PC
SPOUT   STATUS 16    FLAGS	STATUS 15				7 7				<u> </u>	- 32		WZ OUT \$TATUS[11]	WZ) + 1 - PC
SP OUT   SP * SP - 1   DATA	<u> </u>				10.62	The sale from a			1		1 3		
SP - SP - 1	STATUS[16]		<u>:</u>	<del> </del>	3095		<u> </u>	<del> </del>		<del></del>	200		
SP   SP   SP   DATA   A   SP   SP   1   DATA   A   SP   OUT   STATUS	STATUS[16]		·		1	r per l		<u> </u>	2.00		155		
SPOUT STATUS[16]  WZ OUT STATUS[18]  WZ OUT STATUS[18]  WZ OUT STATUS[18]  IAI	STATUS[15]			1 11		\$43.5	13/4.3	+			1332.5	•	
STATUS[16]  WZ OUT STATUS[18]  DATAA  WZ OUT STATUS[18]  IAI	STATUS[15]						3 5 24		- 138	100	C (2011)		
STATUS(IB)	STATUS(15)		<u>:</u>	STATUS[16]		<u> </u>	STATUS[16]			į	1	•	
STATUS(IB)	STATUSIBL			(100 A	daester et e		<u> </u>		F (69)	:1:			
	STATUS(18)		!	6234.3	48.05.27			15.55				į	
		Maria (NA)		2336				1 22 2		Ž3-10		<u>€</u>	
	<b>W</b> 3.7												
			1 11 15			N - 365 77 77					. Alex	į	
	100		11 1 12			liebu in	- SS\$722.0		**	in a res	14	, •	

#### NOTES:

- 1. The first memory cycle (M1) is always an instruction fetch; the first (or only) byte, containing the op code, is fetched during this cycle.
- 2. If the READY input from memory is not high during T2 of each memory cycle, the processor will enter a wait state (TW) until READY is sampled as high.
- 3. States T4 and T5 are present, as required, for operations which are completely internal to the CPU. The contents of the internal bus during T4 and T5 are available at the data bus; this is designed for testing purposes only. An "X" denotes that the state is present, but is only used for such internal operations as instruction decoding.
- 4. Only register pairs rp = B (registers B and C) or rp = D (registers D and E) may be specified.
- 5. These states are skipped.
- Memory read sub-cycles; an instruction or data word will be read.
- 7. Memory write sub-cycle.
- 8. The READY signal is not required during the second and third sub-cycles (M2 and M3). The HOLD signal is accepted during M2 and M3. The SYNC signal is not generated during M2 and M3. During the execution of DAD, M2 and M3 are required for an internal register-pair add; memory is not referenced.
- 9. The results of these arithmetic, logical or rotate instructions are not moved into the accumulator (A) until state T2 of the next instruction cycle. That is, A is loaded while the next instruction is being fetched; this overlapping of operations allows for faster processing.
- 10. If the value of the least significant 4-bits of the accumulator is greater than 9 or if the auxiliary carry bit is set, 6 is added to the accumulator. If the value of the most significant 4-bits of the accumulator is now greater than 9, or if the carry bit is set, 6 is added to the most significant 4-bits of the accumulator.
- 11. This represents the first sub-cycle (the instruction fetch) of the next instruction cycle.

- 12. If the condition was met, the contents of the register pair WZ are output on the address lines  $(A_{0.15})$  instead of the contents of the program counter (PC).
- 13. If the condition was not met, sub-cycles M4 and M5 are skipped; the processor instead proceeds immediately to the instruction fetch (M1) of the next instruction cycle.
- 14. If the condition was not met, sub-cycles M2 and M3 are skipped; the processor instead proceeds immediately to the instruction fetch (M1) of the next instruction cycle.
- 15. Stack read sub-cycle,
- 16. Stack write sub-cycle.

17. CONDITION	CCC
NZ - not zero (Z = 0)	000
Z - zero (Z = 1)	001
NC - no carry (CY = 0)	010
C — carry (CY = 1)	011
PO - parity odd (P = 0)	100
PE — parity even (P = 1)	101
P — plus (S = 0)	110
M — minus (S = 1)	111

- 18. I/O sub-cycle: the I/O port's 8-bit select code is duplicated on address lines 0-7 ( $A_{0-7}$ ) and 8-15 ( $A_{8-15}$ ).
- 19. Output sub-cycle.
- 20. The processor will remain idle in the halt state until an interrupt, a reset or a hold is accepted. When a hold request is accepted, the CPU enters the hold mode; after the hold mode is terminated, the processor returns to the halt state. After a reset is accepted, the processor begins execution at memory location zero. After an interrupt is accepted, the processor executes the instruction forced onto the data bus (usually a restart instruction),

SSS or DDD	Value	rp	Value
Α	111	В	00
В	000	D	01
С	001	Н Н	10
D	010	SP	11
E	011		
Н	100	]	
L	101	]	

# CHAPTER 3 INTERFACING THE 8080

This chapter will illustrate, in detail, how to interface the 8080 CPU with Memory and I/O. It will also show the benefits and tradeoffs encountered when using a variety of system architectures to achieve higher throughput, decreased component count or minimization of memory size.

8080 Microcomputer system design lends itself to a simple, modular approach. Such an approach will yield the designer a reliable, high performance system that contains a minimum component count and is easy to manufacture and maintain.

The overall system can be thought of as a simple block diagram. The three (3) blocks in the diagram represent the functions common to any computer system.

CPU Module\* Contains the Central Processing Unit, system timing and interface circuitry to Memory and I/O devices.

Memory Contains Read Only Memory (ROM) and Read/Write Memory (RAM) for program and

data storage.

I/O Contains circuitry that allows the computer system to communicate with devices or structures existing outside of the CPU or Memory array.

for example: Keyboards, Floppy Disks, Paper Tape, etc.

There are three busses that interconnect these blocks:

Data Bus† A bi-directional path on which data can flow between the CPU and Memory or I/O.

Address Bus A uni-directional group of lines that identify a particular Memory location or I/O device.

Control Bus A uni-directional set of signals that indicate the type of activity in current process.

Type of activities: 1. Memory Read

- 2. Memory Write
- 3. I/O Read
- 4. I/O Write
- 5. Interrupt Acknowledge




Figure 3-1. Typical Computer System Block Diagram

#### Basic System Operation

- The CPU Module issues an activity command on the Control Bus.
- The CPU Module issues a binary code on the Address Bus to identify which particular Memory location or I/O device will be involved in the current process activity.
- The CPU Module receives or transmits data with the selected Memory location or I/O device.
- The CPU Module returns to 1 and issues the next activity command.

It is easy to see at this point that the CPU module is the central element in any computer system.

<sup>\*&</sup>quot;Module" refers to a functional block, it does not reference a printed circuit board manufactured by INTEL.

<sup>†&</sup>quot;Bus" refers to a set of signals grouped together because of the similarity of their functions.

The following pages will cover the detailed design of the CPU Module with the 8080. The three Busses (Data, Address and Control) will be developed and the interconnection to Memory and I/O will be shown.

Design philosophies and system architectures presented in this manual are consistent with product development programs underway at INTEL for the MCS-80. Thus, the designer who uses this manual as a guide for his total system engineering is assured that all new developments in components and software for MCS-80 from INTEL will be compatible with his design approach.

#### CPU Module Design

The CPU Module contains three major areas:

- 1. The 8080 Central Processing Unit
- 2. A Clock Generator and High Level Driver
- A bi-directional Data Bus Driver and System Control Logic

The following will discuss the design of the three major areas contained in the CPU Module. This design is presented as an alternative to the Intel® 8224 Clock Generator and Intel 8228 System Controller. By studying the alternative approach, the designer can more clearly see the considerations involved in the specification and engineering of the 8224 and 8228. Standard TTL components and Intel general purpose peripheral devices are used to implement

the design and to achieve operational characteristics that are as close as possible to those of the 8224 and 8228. Many auxiliary timing functions and features of the 8224 and 8228 are too complex to practically implement in standard components, so only the basic functions of the 8224 and 8228 are generated. Since significant benefits in system timing and component count reduction can be realized by using the 8224 and 8228, this is the preferred method of implementation.

#### 8080 CPU

The operation of the 8080 CPU was covered in previous chapters of this manual, so little reference will be made to it in the design of the Module.

#### 2. Clock Generator and High Level Driver

The 8080 is a dynamic device, meaning that its internal storage elements and logic circuitry require a timing reference (Clock), supplied by external circuitry, to refresh and provide timing control signals.

The 8080 requires two (2) such Clocks. Their waveforms must be non-overlapping, and comply with the timing and levels specified in the 8080 A.C. and D.C. Characteristics, page 5-15.

#### Clock Generator Design

The Clock Generator consists of a crystal controlled,




Figure 3-2, 8080 CPU Interface




Figure 3-3, 8080 Clock Generator

20 MHZ oscillator, a four bit counter, and gating circuits.

The oscillator provides a 20 MHZ signal to the input of a four (4) bit, presettable, synchronous, binary counter. By presetting the counter as shown in figure 3-5 and clocking it with the 20 MHZ signal, a simple decoding of the counters outputs using standard TTL gates, provides proper timing for the two (2) 8080 clock inputs.

Note that the timing must actually be measured at the output of the High Level Driver to take into account the added delays and waveform distortions within such a device.

#### High Level Driver Dasign

The voltage level of the clocks for the 8080 is not TTL compatible like the other signals that input to the 8080. The voltage swing is from .6 volts ( $V_{\rm ILC}$ ) to 11 volts ( $V_{\rm IHC}$ ) with risetimes and falltimes under 50 ns. The Capacitive Drive is 20 pf. (max.). Thus, a High Level Driver is required to interface the outputs of the Clock Generator (TTL) to the 8080.

The two (2) outputs of the Clock Generator are capacitivity coupled to a dual- High Level clock driver. The driver must be capable of complying with the 8080 clock input specifications, page 5-15. A driver of this type usually has little problem supplying the

positive transition when biased from the 8080  $V_{\rm DD}$  supply (12V) but to achieve the low voltage specification ( $V_{\rm ILC}$ ).8 volts Max, the driver is biased to the 8080  $V_{\rm BB}$  supply (-5V). This allows the driver to swing from GND to  $V_{\rm DD}$  with the aid of a simple resistor divider.

A low resistance series network is added between the driver and the 8080 to eliminate any overshoot of the pulsed waveforms. Now a circuit is apparent that can easily comply with the 8080 specifications. In fact rise and failtimes of this design are typically less than 10 ns.




Figure 3-4. High Level Driver

#### **Auxiliary Timing Signals and Functions**

The Clock Generator can also be used to provide other signals that the designer can use to simplify large system timing or the interface to dynamic memories.

Functions such as power-on reset, synchronization of external requests (HOLD, READY, etc.) and single step, could easily be added to the Clock Generator to further enhance its capabilities.

For instance, the 20 MHZ signal from the oscillator can be buffered so that it could provide the basis for communication baud rate generation.

The Clock Generator diagram also shows how to generate an advanced timing signal  $(\phi 1A)$  that is handy to use in clocking "D" type flipflops to synchronize external requests. It can also be used to generate a strobe  $\overline{(STSTB)}$  that is the latching signal for the status information which is available on the Data Bus at the beginning of each machine cycle. A simple gating of the SYNC signal from the 8080 and the advanced  $(\phi 1A)$  will do the job. See Figure 3-3.

#### 3. Bi-Directional Bus Driver and System Control Logic

The system Memory and I/O devices communicate with the CPU over the bi-directional Data Bus. The system Control Bus is used to gate data on and off the Data Bus within the proper timing sequences as dictated by the operation of the 8080 CPU. The data lines of the 8080 CPU, Memory and I/O devices are 3-state in nature, that is, their output drivers have the ability to be forced into a high-impedance mode and are, effectively, removed from the circuit. This 3-state bus technique allows the designer to construct a system around a single, eight (8) bit parallel, bi-directional Data Bus and simply gate the information on or off this bus by selecting or deselecting (3-stating) Memory and I/O devices with signals from the Control Bus.

#### Bi-Directional Data Bus Driver Design

The 8080 Data Bus (D7-D0) has two (2) major areas of concern for the designer:

- 1. Input Voltage level (V<sub>IH</sub>) 3.3 volts minimum,
- 2. Output Drive Capability (I<sub>OL</sub>) 1.7 mA maximum.




Figure 3-5. 8080 System Control

The input level specification implies that any semiconductor memory or 1/O device connected to the 8080 Data Bus must be able to provide a minimum of 3.3 volts in its high state. Most semiconductor memories and standard TTL 1/O devices have an output capability of between 2.0 and 2.8 volts, obviously a direct connection onto the 8080 Data Bus would require pullup resistors, whose value should not affect the bus speed or stress the drive capability of the memory or 1/O components.

The 8080A output drive capability (I<sub>OL</sub>) 1.9mA max, is sufficient for small systems where Memory size and I/O requirements are minimal and the entire system is contained on a single printed circuit board. Most systems however, take advantage of the high-performance computing power of the 8080 CPU and thus a more typical system would require some form of buffering on the 8080 Data Bus to support a larger array of Memory and I/O devices which are likely to be on separate boards.

A device specifically designed to do this buffering function is the INTEL® 8216, a (4) four bit bi-directional bus driver whose input voltage levek is compatible with standard TTL devices and semiconductor memory components, and has output drive capability of 50 mA. At the 8080 side, the 8216 has a "high" output of 3.65 volts that not only meets the 8080 input spec but provides the designer with a worse case 350 mV noise margin.

A pair of 8216's are connected directly to the 8080 Data Bus (D7-D0) as shown in figure 3-5. Note that the DBIN signal from the 8080 is connected to the direction control input (DIEN) so the correct flow of data on the bus is maintained. The chip select (CS) of the 8216 is connected to BUS ENABLE (BUSEN) to allow for DMA activities by deselecting the Data Bus Buffer and forcing the outputs of the 8216's into their high impedance (3-state) mode. This allows other devices to gain access to the data bus (DMA).

#### System Control Logic Design

The Control Bus maintains discipline of the bi-directional Data Bus, that is, it determines what type of device will have access to the bus (Memory or I/O) and generates signals to assure that these devices transfer Data with the 8080 CPU within the proper timing "windows" as dictated by the CPU operational characteristics.

As described previously, the 8080 issues Status information at the beginning of each Machine Cycle on its Data Bus to indicate what operation will take place during that cycle. A simple (8) bit latch, like an INTEL® 8212, connected directly to the 8080 Data Bus (D7-D0) as shown in figure 3-5 will store the

Status information. The signal that loads the data into the Status Latch comes from the Clock Generator, it is Status Strobe (STSTB) and occurs at the start of each Machine Cycle.

Note that the Status Latch is connected onto the 8080 Data Bus (D7-D0) before the 8us Buffer. This is to maintain the integrity of the Data Bus and simplify Control Bus timing in DMA dependent environments.

As shown in the diagram, a simple gating of the outputs of the Status Latch with the DBIN and WR signals from the 8080 generate the (4) four Control signals that make up the basic Control Bus.

These four signals: 1. Memory Read (MEM R)

- 2. Memory Write (MEM W)
- 3. I/O Read (I/O R)
- 4. I/O Write (I/O W)

connect directly to the MCS-80 component "family" of ROMs, RAMs and I/O devices.

A fifth signal, Interrupt Acknowledge (INTA) is added to the Control Bus by gating data off the Status Latch with the DBIN signal from the 8080 CPU. This signal is used to enable the Interrupt Instruction Port which holds the RST instruction onto the Data Bus.

Other signals that are part of the Control Bus such as WO, Stack and M1 are present to aid in the testing of the System and also to simplify interfacing the CPU to dynamic memories or very large systems that require several levels of bus buffering.

#### Address Buffer Design

The Address Bus (A15-A0) of the 8080, like the Data Bus, is sufficient to support a small system that has a moderate size Memory and I/O structure, confined to a single card. To expand the size of the system that the Address Bus can support a simple buffer can be added, as shown in figure 3-6. The INTEL® 8212 or 8216 is an excellent device for this function. They provide low input loading (.25 mA), high output drive and insert a minimal delay in the System Timing.

Note that BUS ENABLE (BUSEN) is connected to the buffers so that they are forced into their high-impedance (3-state) mode during DMA activities so that other devices can gain access to the Address Bus.

## INTERFACING THE 8080 CPU TO MEMORY AND I/O DEVICES

The 8080 interfaces with standard semiconductor Memory components and I/O devices. In the previous text the proper control signals and buffering were developed which will produce a simple bus system similar to the basic system example shown at the beginning of this chapter.

In Figure 3-6 a simple, but exact 8080 typical system is shown that can be used as a guide for any 8080 system, regardless of size or complexity. It is a "three bus" architecture, using the signals developed in the CPU module.

Note that Memory and I/O devices interface in the same manner and that their isolation is only a function of the definition of the Read-Write signals on the Control Bus. This allows the 8080 system to be configured so that Memory and I/O are treated as a single array (memory mapped I/O) for small systems that require high thruput and have less than 32K memory size. This approach will be brought out later in the chapter.

#### **ROM INTERFACE**

A ROM is a device that stores data in the form of Program or other information such as "look-up tables" and is only read from, thus the term Read Only Memory. This type of memory is generally non-volatile, meaning that when the power is removed the information is retained.

This feature eliminates the need for extra equipment like tape readers and disks to load programs initially, an important aspect in small system design.

Interfacing standard ROMs, such as the devices shown in the diagram is simple and direct. The output Data lines are connected to the bi-directional Data Bus, the Address inputs tie to the Address bus with possible decoding of the most significant bits as "chip selects" and the MEMR signal from the Control Bus connected to a "chip select" or data buffer. Basically, the CPU issues an address during the first portion of an instruction or data fetch (T1 & T2). This value on the Address Bus selects a specific location within the ROM, then depending on the ROM's delay (access time) the data stored at the addressed location is present at the Data output lines. At this time (T3) the CPU Data Bus is in the "input Mode" and the control logic issues a Memory Read command (MEMR) that gates the addressed data on to the Data Bus.

#### RAM INTERFACE

A RAM is a device that stores data. This data can be program, active "look-up tables," temporary values or external stacks. The difference between RAM and ROM is that data can be written into such devices and are in essence, Read/Write storage elements. RAMs do not hold their data when power is removed so in the case where Program or "look-up tables" data is stored a method to load




Figure 3-6. Microcomputer System

RAM memory must be provided, such as: Floppy Disk, Paper Tape, etc.

The CPU treats RAM in exactly the same manner as ROM for addressing data to be read. Writing data is very similar; the RAM is issued an address during the first portion of the Memory Write cycle (T1 & T2) in T3 when the data that is to be written is output by the CPU and is stable on the bus an MEMW command is generated. The MEMW signal is connected to the R/W input of the RAM and strobes the data into the addressed location.

In Figure 3-7 a typical Memory system is illustrated to show how standard semiconductor components interface to the 8080 bus. The memory array shown has 8K bytes (8 bits/byte) of ROM storage, using four Intel<sup>3</sup>8216As and 512 bytes of RAM storage, using Intel 8111 static RAMs. The basic interface to the bus structure detailed here is common to almost any size memory. The only addition that might have to be made for larger systems is more buffers (8216/8212) and decoders (8205) for generating "chip selects."

The memories chosen for this example have an access time of 850 nS (max) to illustrate that slower economical devices can be easily interfaced to the 8080 with little effect on performance. When the 8080 is operated from a clock generator with a tCY of 500 nS the required memory access time is Approx, 450-550 nS. See detailed timing specification Pg. 5-16. Using memory devices of this speed such as Intel®8308, 8102A, 8107A, etc. the READY input to the 8080 CPU can remain "high" because no "wait" states are required. Note that the bus interface to memory shown in Figure 3-7 remains the same, However, if slower memories are to be used, such as the devices illustrated (8316A, 8111) that have access times slower than the minimum requirement a simple logic control of the READY input to the 8080 CPU will insert an extra "wait state" that is equal to one or more clock periods as an access time "adjustment" delay to compensate. The effect of the extra-"wait" state is naturally a slower execution time for the instruction. A single "wait" changes the basic instruction cycle to 2.5 microSeconds.




Figure 3-7. Typical Memory Interface