

DRAM MODULES

1MEG x 8 DRAM FAST PAGE MODE

FEATURES

- Industry standard pin-out in a 30-pin single-in-line package.
- High performance CMOS silicon gate process.
- Single 5V±10% power supply.
- All inputs, outputs and clocks are fully TTL and CMOS compatible.
- Low power, 40mW standby, 1400mW active, typical.
- On-board power supply decoupling capacitors (0.2µf) for low noise.
- Refresh modes: \overline{RAS} only, \overline{CAS} before \overline{RAS} , and Hidden.
- 512 cycle refresh distributed across 8ms.
- Optional Fast Page Mode.

OPTIONS

- Timing
- 80ns access
- 100ns access
- 120ns access
- 150ns access


MARKING

- Access Mode Option
Fast Page Mode MT8C8024
- Packages: Leadless 30-pin SIMM M
Leaded 30-pin SIP MN

A0-A9	Address Inputs	\overline{CAS} , $\overline{CAS9}$	Column Address Strobe
DQ1 - DQ8	Data-In/Data-Out	D9	Data-In
PRD	Presence Detect	Q9	Data-Out
\overline{RAS}	Row Address Strobe	\overline{W}	Write Enable
V _{DD}	Power (+5V)	V _{SS}	Ground

GENERAL DESCRIPTION

The MT8C8024M/MN is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x8 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits and \overline{CAS} the latter 10 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic high on \overline{WE} dictates READ mode while a logic low on \overline{WE} dictates




WRITE mode. During a WRITE cycle data in (D_{IN}) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes low prior to \overline{CAS} going low, the output pin(s) remain open (High Z) until the next \overline{CAS} cycle. If \overline{WE} goes low after data reaches the output pin(s), D_{OUT} is activated and retains the selected cell data as long as \overline{CAS} remains low (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.

Returning \overline{RAS} and \overline{CAS} high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE, \overline{RAS} only, \overline{CAS} -before- \overline{RAS} , or Hidden refresh) so that all 512 combinations of \overline{RAS} addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The PAGEMODE cycle is always initiated with a row address strobed in by \overline{RAS} followed by a column address strobed in by \overline{CAS} . By holding \overline{RAS} low, \overline{CAS} may be toggled strobing in different column addresses executing faster memory cycles. Returning \overline{RAS} high terminates the PAGE MODE operation.

DRAM MODULES

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL TRUTH TABLE

Function	RAS	CAS	WE	Addresses		NOTES
				tR	tC	
Standby	H	H	H	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
PAGE-MODE READ	L	H→L→H, H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In
RAS ONLY REFRESH	L	H	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE-RAS REFRESH	H→L	L	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS}-1.0V to +7.0V
 Operating Temperature, T_A(Ambient)0°C to +70°C
 Storage Temperature (Plastic)-55°C to +150°C
 Power Dissipation 8 Watt
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT (RAS and CAS = Cycling: t _{RC} = t _{RC(MIN)})	I _{CC1}		400	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE (RAS = V _{IL} , CAS = Cycling: t _{PC} = t _{PC(MIN)})	I _{CC2}		400	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (RAS = CAS = V _{IH} after 8 RAS cycles min.)	I _{CC3}		16	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current (RAS = CAS = V _{CC} -0.2V after 8 RAS cycles min. All other inputs at V _{CC} -0.2V or V _{SS} + 0.2V)	I _{CC4}		8	mA	
REFRESH CURRENT: RAS ONLY (RAS = Cycling: CAS = V _{IH})	I _{CC5}		280	mA	3
REFRESH CURRENT: CAS-before-RAS (RAS and CAS = Cycling)	I _{CC6}		280	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0 volts)	I _I	-80	80	μA	
OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-80	80	μA	
OUTPUT LEVELS Output High voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A0-A9)	C _{I1}		40	pF	18
Input Capacitance $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		56	pF	18
Output Capacitance D _{OUT} , D _{IN}	C _O		12	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-10		-12		-15		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t _{RC}	190		220		260		ns	
PAGE-MODE READ or WRITE cycle time	t _{PC}	55		70		85		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		100		120		150	ns	14
Access time from $\overline{\text{CAS}}$	t _{CAC}		25		30		45	ns	15
Access time from column address	t _{AA}		50		60		70	ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}		50		65		75	ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	t _{RASP}	100	100,000	120	100,000	150	100,000	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	25		30		45		ns	
$\overline{\text{RAS}}$ precharge time	t _{RP}	80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	25	10,000	30	10,000	45	10,000	ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t _{CPN}	15		20		25		ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t _{CP}	10		15		20		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	10	75	15	90	15	105	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	10		10		10		ns	
Row address set-up time	t _{ASR}	0		0		0		ns	
Row address hold time	t _{RAH}	10		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	10	50	15	60	15	70	ns	18
Column address set-up time	t _{ASC}	0		0		0		ns	
Column address hold time	t _{CAH}	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	t _{AR}	60		70		80		ns	
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	50		60		70		ns	
Read command set-up time	t _{RCS}	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t _{RCH}	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t _{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t _{CLZ}	5		5		5		ns	
Output buffer turn-off delay	t _{OFF}	0	25	0	25	0	30	ns	20
Write command hold time	t _{WCH}	20		25		30		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-10		-12		-15		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Write command hold time (referenced to $\overline{\text{RAS}}$)	t^{WCR}	70		80		90		ns	
Write command pulse width	t^{WP}	20		25		30		ns	
Write command to $\overline{\text{RAS}}$ lead time	t^{RWL}	25		30		35		ns	
Write command to $\overline{\text{CAS}}$ lead time	t^{CWL}	25		30		35		ns	
Data-in set-up time	t^{DS}	0		0		0		ns	21
Data-in hold time	t^{DH}	15		20		25		ns	21
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t^{DHR}	70		80		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t^{RWD}	90		110		135		ns	
Column address to $\overline{\text{WE}}$ delay time	t^{AWD}	50		60		70		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t^{CWD}	35		40		45		ns	
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t^{REF}		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	t^{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t^{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t^{CHR}	20		25		30		ns	5


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading. Specified values are obtained the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any $8 \overline{RAS}$ cycles before proper device operation is assured. The $8 \overline{RAS}$ cycle wake-up should be repeated any time the $8ms$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t^{RCD} < t^{RCD}(\max)$. If t^{RCD} is greater than the maximum recommended value shown in this table, t^{RAC} will increase by the amount that t^{RCD} exceeds the value shown.
15. Assumes that $t^{RCD} \geq t^{RCD}(\max)$.
16. If \overline{CAS} is low at the falling edge of \overline{RAS} , D_{OUT} will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer \overline{CAS} must be pulsed high for t^{CPN} .
17. Operation within the $t^{RCD}(\max)$ limit ensures that $t^{RAC}(\max)$ can be met. $t^{RCD}(\max)$ is specified as a reference point only; if t^{RCD} is greater than the specified $t^{RCD}(\max)$ limit, then access time is controlled exclusively by t^{CAC} .
18. Operation within the $t^{RAD}(\max)$ limit ensures that $t^{RCD}(\max)$ can be met. $t^{RAD}(\max)$ is specified as a reference point only; if t^{RAD} is greater than the specified $t^{RAD}(\max)$ limit, then access time is controlled exclusively by t^{AA} .
19. Either t^{RCH} or t^{RRH} must be satisfied for a READ cycle.
20. $t^{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


RAS ONLY REFRESH CYCLE
 (ADDR = A₀ - A₈; A₉ and \overline{WE} = DON'T CARE.)



CAS-BEFORE-RAS REFRESH CYCLE
 (A₀ - A₉ \overline{WE} , = DON'T CARE.)




HIDDEN REFRESH CYCLE
 (\overline{WE} = HIGH)



 DON'T CARE
 UNDEFINED

ORDER INFORMATION

1 MEG x 8, 120ns access, Fast Page Mode Access,
Leaded SIP



The Micron 1 MEG DRAM module family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance

CMOS silicon gate process. They are functionally equivalent to other manufacture's products meeting JEDEC standards. Several parameters are sampled; however, functionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AM-BYX™ system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.

DRAM MODULES