DRAM MODULES

1MEG x 8 DRAM

FAST PAGE MODE

FEATURES

- Industry standard pin-out in a 30-pin single-in-line package.
- High performance CMOS silicon gate process.
- Single 5V±10% power supply.
- All inputs, outputs and clocks are fully TTL and CMOS compatible.
- Low power, 40mW standby, 1400mW active, typical.
- On-board power supply decoupling capacitors (0.2μf) for low noise.
- Refresh modes: RAS only, CAS before RAS, and Hidden.
- 512 cycle refresh distributed across 8ms.
- Optional Fast Page Mode.

OPTIONS	MARKING
• Timing	
80ns access	-8
100ns access	-10
120ns access	-12
150ns access	-15


Access Mode Option
 Fast Page Mode
 MT8C8024

Packages: Leadless 30-pin SIMM M
 Leaded 30-pin SIP MN

A0-A9	Address Inputs	CAS, CAS9	Column Address Strobe
DQ1 - DQ8	Data-In/Data-Out	D9	Data-In
PRD	Presence Detect	Q9	Data-Out
RAS	Row Address Strobe	W	Write Enable
VDD	Power (+5V)	Vss	Ground

GENERAL DESCRIPTION

The MT8C8024M/MN is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x8 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits and \overline{CAS} the latter 10 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic high on \overline{WE} dictates READ mode while a logic low on \overline{WE} dictates




WRITE mode. During a WRITE cycle data in (DIN) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes low prior to CAS going low, the output pin(s) remain open (High Z) until the next CAS cycle. If WE goes low after data reaches the output pin(s), DOUT is activated and retains the selected cell data as long as CAS remains low (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle.

Returning RAS and CAS high terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS only, CAS-before-RAS, or Hidden refresh) so that all 512 combinations of RAS addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

PAGE MODE operations allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed in by RAS followed by a column address strobed in by CAS. By holding RAS low, CAS may be toggled strobing in different column addresses executing faster memory cycles. Returning RAS high terminates the PAGE MODE operation.

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL TRUTH TABLE

F	D40	040	WE	Addr	esses		NOTES
Function	RAS	CAS	WE	tR tC		R tC	
Standby	Н	Н	Н	X	Х	High Impedance	
READ	L	L	Н	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In	
PAGE-MODE READ	L	H→L→H, H→L→H	Н	ROW	COL	Valid Data Out, Valid Data Out	
PAGE-MODE WRITE	L	H→L→H, H→L→H	L	ROW	COL	Valid Data In, Valid Data In	
RAS ONLY REFRESH	L	Н	Н	ROW	n/a	High Impedance	
HIDDEN REFRESH	L→H→L	L	Н	ROW	COL	Valid Data Out	
CAS-BEFORE- RAS REFRESH	H→L	L	Н	Х	Х	High Impedance	

ABSOLUTE MAXIMUM RATINGS*

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS

(Notes : 1, 3, 4, 6, 7) (0°C \leq $T_{\mbox{\scriptsize A}} \leq 70^{\circ} \mbox{\scriptsize C} = 5.0 \mbox{\scriptsize V} \pm 10\%)$

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT (RAS and CAS = Cycling: trc = trc(MIN))	lcc1		400	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE (RAS = VIL, CAS = Cycling: tpc = tpc(MIN))	lcc2		400	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (RAS = CAS = VIH after 8 RAS cycles min.)	lcc3		16	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current (RAS = CAS = Vcc -0.2V after 8 RAS cycles min. All other inputs at Vcc-0.2V or Vss + 0.2V)	Icc4		8	mA	
REFRESH CURRENT: \overline{RAS} ONLY $\overline{(RAS}$ = Cycling: \overline{CAS} = V _{IH})	lcc5		280	mA	3
REFRESH CURRENT: CAS-before-RAS (RAS and CAS = Cycling)	Icc6		280	mA	3, 5
INPUT LEAKAGE CURRENT (any input (0V \leq ViN \leq Vcc), all other pins not under test = 0 volts)	11	-80	80	μА	
OUTPUT LEAKAGE CURRENT (Dout is disabled, 0V ≤ Vout ≤ Vcc)	loz	-80	80	μА	
OUTPUT LEVELS Output High voltage (Iout = -5mA)	Vон	2.4		V	1
Output Low voltage (Iout = 5mA)	Vol	ł	0.4	V	}

RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C)$

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	ViH	2.4	Vcc+1	٧	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	٧	1



CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (Ao-A9)	C ₁₁		40	pF	18
Input Capacitance RAS, CAS, WE	CI2		56	pF	18
Output Capacitance Dout, DIN	Co		12	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C \leq T $_{A}$ \leq +70°C, Vcc = 5.0V \pm 10%)

A.C. CHARACTERISTICS	-10		-12		-15			i I	
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t _{RC}	190		220		260		ns	
PAGE-MODE READ or WRITE cycle time	^t PC	55		70		85		ns	
Access time from RAS	^t RAC		100		120		150	ns	14
Access time from CAS	tCAC .		25		30		45	ns	15
Access time from column address	^t AA		50		60		70	ns	
Access time from CAS precharge	t _{CPA}		50		65		75	ns	
RAS pulse width	t _{RAS}	100	10,000	120	10,000	150	10,000	ns	
RAS pulse width (PAGE MODE)	t _{RASP}	100	100,000	120	100,000	150	100,000	ns	
RAS hold time	^t RSH	25		30		45		ns	
RAS precharge time	^t RP	80		90		100		ns	
CAS pulse width	t _{CAS}	25	10,000	30	10,000	45	10,000	ns	
CAS hold time	t _{CSH}	100		120		150		ns	
CAS precharge time	^t CPN	15		20		25		ns	16
CAS precharge time (PAGE MODE)	^t CP	10		15		20		ns	
RAS to CAS delay time	^t RCD	10	75	15	90	15	105	ns	17
CAS to RAS precharge time	tCRP	10		10		10		ns	
Row address set-up time	t _{ASR}	0		00		0		ns	
Row address hold time	t _{RAH}	10		15		15		ns	
RAS to column address delay time	^t RAD	10	50	15	60	15	70	ns	18
Column address set-up time	t _{ASC}	0		0		0		ns	
Column address hold time	^t CAH	15		20		25		ns	
Column address hold time (referenced to RAS)	t _{AR}	60		70		80		ns	
Column address to RAS lead time	^t RAL	50		60		70		ns	
Read command set-up time	t _{RCS}	0		0		0		ns	
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	19
CAS to output in low-Z	t _{CLZ}	5		5		5		ns	
Output buffer turn-off delay	^t OFF	0	25	0	25	0	30	ns	20
Write command hold time	tWCH	20		25		30		ns	



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) $(0^{\circ}C \le T_{A} \le +70^{\circ}C, Vcc = 5.0V \pm 10\%)$

A.C. CHARACTERISTICS		-1	10	-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time (referenced to RAS)	twcr	70		80		90		ns	
Write command pulse width	t _{WP}	20		25		30		ns	
Write command to RAS lead time	t _{RWL}	25		30		35		ns	
Write command to CAS lead time	tCWL	25		30		35		ns	
Data-in set-up time	t _{DS}	0		0		0		ns	21
Data-in hold time	t _{DH}	15		20		25		ns	21
Data-in hold time (referenced to RAS)	^t DHR	70		80		90		ns	
RAS to WE delay time	t _{RWD}	90		110		135		ns	
Column address to WE delay time	^t AWD	50		60		70		ns	
CAS to WE delay time	tCWD	. 35		40		45		ns	
Transition time (rise or fall)	t _T	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	t _{REF}		8		8		8	ms	
RAS to CAS Precharge time	t _{RPC}	0		0		0		ns	
CAS set-up time (CAS-before-RAS refresh)	t _{CSR}	10		10		10		ns	5
CAS hold time (CAS-before-RAS refresh)	tCHR	20		25		30		ns	5


NOTES

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Capacitance is calculated from the equation $C = \underline{I\Delta t}$ with $\Delta V = 3V$ and VCC = 5V.
- 3. Icc is dependent on cycle rates.
- 4. Icc is dependent on output loading. Specified values are obtained the output open.
- 5. Enables on-chip refresh and address counters.
- 6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 7. An initial pause of 100μs is required after power-up followed by any 8 RAS cycles before proper device operation is assured. The 8 RAS cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5$ ns.
- 9. Vih min and Vil max are reference levels for measuring timing of input signals. Transition times are measured between Vih and Vil (or between Vil and Vih).
- 10. In addition to meeting the transition rate specification, all input signals must transit between Vih and Vil (or between Vil and Vih) in a monotonic manner.
- 11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
- 12. If \overline{CAS} = VIL, data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to 2 TTL gates and 100pF.


- 14. Assumes that ^tRCD < ^tRCD (max). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
- 15. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (max).
- 16. If $\overline{\text{CAS}}$ is low at the falling edge of $\overline{\text{RAS}}$, DOUT will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer $\overline{\text{CAS}}$ must be pulsed high for $^{\text{t}}\text{CPN}$.
- 17. Operation within the ^tRCD (max) limit ensures that ^tRAC (max) can be met. ^tRCD (max) is specified as a reference point only; if ^tRCD is greater than the specified ^fRCD (max) limit, then access time is controlled exclusively by ^tCAC.
- 18. Operation within the ^tRAD (max) limit ensures that ^tRCD (max) can be met. ^tRAD (max) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (max) limit, then access time is controlled exclusively by ^tAA.
- 19. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 20. ^tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to Voh ot Vol.
- 22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early WRITE cycles.
- 23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.




READ CYCLE




EARLY-WRITE CYCLE



PAGE-MODE READ CYCLE



PAGE-MODE EARLY-WRITE CYCLE









RAS ONLY REFRESH CYCLE

(ADDR = A_0 - A_8 ; A_9 and \overline{WE} = DON'T CARE.)




CAS-BEFORE-RAS REFRESH CYCLE

 $(A_0 - A_9 \overline{WE}, = DON'T CARE.)$




HIDDEN REFRESH CYCLE

 $(\overline{WE} = HIGH)$



ORDER INFORMATION

1 MEG x 8, 120ns access, Fast Page Mode Access, Leaded SIP



The Micron 1 MEG DRAM module family is manufactured and quality controlled in Micron's modern Boise, Idaho USA facility using its low power, high performance

CMOS silicon gate process. They are functionally equivalent to other manufacture's products meeting JEDEC standards. Several parameters are sampled; however, fuctionality is consistently assured over a wider power supply, temperature and refresh range than specified. Each unit receives accelerated burn-in and several hours of AM-BYXTM system level testing prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's QUALITY ASSURED policy is to offer prompt, accurate and courteous service while assuring reliability and quality.