### 5 PROGRAMMING THE DCE

#### 5. 1 STANDARD 8080 INSTRUCTION SET

- 93 Instructions which can be grouped as:
- \* Data transfer group: 13 instructions to move data between registers or between registers and memory.
- \* Arithmetic group: 20 instructions to add, subtract, increment or decrement data in register or memory.
- \* Logical group: 19 instructions to and, or, exclusive or, compare, rotate or complement data in registers or memory.
- \* Branch group: 29 instructions to conditionally, or unconditionally jump, call subroutine, or return from subroutines.
- \* Stack, I/O, machine control group: 12 instructions for input/ output, stack handling, and system control.

For a résumé of the 8080 instruction set see the table of Section 5.5.

## 5.2 GIC AND TICC MACRO INSTRUCTIONS

A macro instruction is an indication to the assembler that a symbol appearing in the label field of a statement actually stands for a group of instructions. The following set of GIC and TICC commands are macro instructions, and their definition punched on a paper-tape must preced the user source program during pass 1 of the MAC-80 assembler (it need not be used during passes 2, 3,or 4). Tapes with the GIC and TICC macro instructions are available to users of the DCE. For those users who do not have access to an assembler and wish to program directly with the HEX codes, a GIC and TICC macro expansion table is provided in Sections 5.3 and 5.4 on pages 5-3 and 5-4. The DCE-DM Development System Resident Assembler (UAE) automatically recognizes all the GIC and TICC macros and resolves the register address differences between the different DCE microcomputer modules.

## 5. 2. 1 GIC Macro Instructions

GICC amode, bmode Configure GIC to one of 63 possible mode combinations. BSET nbit Set specified bit in GIC PORT 2 BCLR nbit Clear specified bit in GIC PORT 2 LDGI Load contents of specified GIC port to nport accumulator. STGI nport Store contents of accumulator in specified GIC port. LDGIS Load contents of GIC PORT 0 to accumulator synchronized with handshake signals.

# 5. 2. 2 TICC Macro Instructions

STGIS

STXMT Store contents of accumulator in asynchronous transmitter buffer.

Store contents of accumulator in GIC PORT 0 synchronized with handshake signals.

LDRCV Load contents of asynchronous receiver buffer to accumulator.

STOUT Store contents of accumulator in TICC

output port.

LDIN Load data present at TICC input port to

accumulator.

STTIM ntimer Store contents of accumulator in specified

timer and start timer.

STIMR Store contents of accumulator in TICC interrupt

mask register.

LDSTA Load TICC status register to accumulator.

STTCM Store contents of accumulator in TICC

command register.

STCRR Store contents of accumulator in communic-

ations rate register.

LDIRP Load TICC interrupt pending register to acc.

# 5.3 GIC MACRO EXPANSIONS \*

GICC	MACRO DB ENDM	AM, BM 3EH, AM×8+BM+80H, 32H, 03H, 1CH AVI A,
BSET	MACRO DB ENDM	NB 3EH, NBx2+1, 32H, 03H, 1CH MVI A, NAX2+4 57A 46034
BCLR	MACRO DB ENDM	NB 3EH, NB×2, 32H, 03H, 1CH MVZ A, NB×2
LDGI	MACRO DB ENDM	NP 1003 H 3AH, NP, 1CH COA 10(NO) 14
STGI	MACRO DB ENDM	NP 32H, NP, 1CH 5TA 16 (NP)H
LDGIS	MACRO DB ENDM	3AH, 0, 5CH 20A 5000 H
STGIS	MACRO DB ENDM	32H, 0, 5CH 77 A 5000H

\*copyright 1976, Data Applications International.

This program is provided to users of DAI's DCE as a programming aid. No other use is authorized without DAI's written consent.

Note: The above macro expansions are applicable for DCE-1 and DCE-2.

The GIC register addresses are different for DCE-X.

# 5.4 TICC MACRO EXPANSIONS\*

STXMT	MACRO DB ENDM	32H, 6, 98H
LDRCV	MACRO DB ENDM	3AH, 0, 98H
STOUT	MACRO DB ENDM	32H, 7, 98H
LDIN	MACRO DB ENDM	3AH, 1, 98H
STTIM	MACRO DB ENDM	NT 32H, NT+8, 98H
STIMR	MACRO DB ENDM	32H, 8, 98H
LDSTA	MACRO DB ENDM	3AH, 3, 98H
STTCM	MACRO DB ENDM	32H, 4, 98H
STCRR	MACRO DB ENDM	32H, 5, 98H
LDIRP	MACRO DB ENDM	3AH, 2, 98H

\* copyright 1976, Data Applications International.

This program is provided to users of DAI's DCE as a programming aid. No other use is authorized without DAI's written consent.

Note: The above macro expansions are applicable for DCE-1 and DCE-2.

The TICC register addresses are different for DCE-X.

# 5. 5 REPERTOIRE OF DCE INSTRUCTIONS

	HEX CODES	ASSEMBLER FORM	FUNCTION—A 5 80 Associbler	- FLAGS -  S Z AC P CY
	A B C D E H L M 7F 78 79 7A 7B 7C 7D 7E 47 40 41 42 43 44 45 46 45 46 45 45 45 45 45 45 45 46 45 46 45 46 45 46 45 46 46 46 46 46 46 46 46 46 46 46 46 46		(A) — (reg) (B) — (reg) (C) — (reg) (D) — (reg) (E) — (reg) (H) — (reg) (L) — (reg) (M) — (reg) — (d) (Al), reg.	
	ACCUMULATOR GROUP			
•	87 80 81 82 83 84 85 86 8F 88 39 84 8B 8C 8D 8E 97 90 91 92 93 94 95 96 9F 98 99 94 9B 9C 9D 9E A7 A0 A1 A2 A3 A4 A5 A6 AF A8 A9 AA AB AC AD AE B7 B0 B1 B2 B3 B4 B5 B6 BF B8 B9 BA BB BC BD BE	ADD reg ade SUE reg she SBB reg she ANA reg And XRA reg or CRA reg or CMP reg cp	(A) (A) - (reg) (A) (A) - (reg) - (CY) (A) (A) n (reg) (A) (A) the (reg)	+ + + + + + + + + + + + + + + + + 0 + 0 + 0 + 0 + 0 + 0
	INCREMENT/DECREMENT REGI	STER		
	3C 04 0C 14 1C 24 2C 34 3D 05 0D 15 1D 25 2D 35	INR reg DCR reg	(reg) ← (reg) + 1 /WC /ey (reg) ← (reg) - 1 /WC /ey	:::::
	REGISTER PAIR GROUP  Bed he sp sp  B D H SP PSW			rp= be, de, Al, sp
dd hlibl -	03 13 23 33 - 08 18 28 38 - 04 14 02 12 09 19 29 39 - C5 D5 E5 - F5 C1 D1 E1 - F1	INX rp DCX rp LDAX rp STAX rp DAD rp PUSH rp POP rp	(rp) → (rp) + 1 /NC /P (rp) → (rp) - 1 /NC /P (A) → ((rp)) / (A / (rp)) / (A / (	
	IMMEDIATE GROUP			
	3E dd 06 dd 0E dd 16 dd 16 dd 26 dd 26 dd 26 dd 26 dd CE dd D6 dd D6 dd D6 dd D6 dd E6 dd E6 dd E6 dd E7 dd E8 dd E8 dd E8 dd	MVI A, data MVI B, data MVI C, data MVI D, data MVI E, data MVI H, data MVI L, data MVI L, data MVI M, data ACI data SUI data SBI data ANI data CPI data LXI B, addr	(A) — data (B) — data (C) — data (D) — data (E) — data (H) — data (L) — data (M) — data (A) — (A) + data + (CY) (A) — (A) — data (A) — (A) — data (A) — (A) D data (A) — (A) U data (A) — (A) U data (A) — (A) U data (B) — ah, (C) — al	data
	11 al ah 21 al ah 31 al ah	LXI D, addr LXI H, addr LXI SP,addr	(D) $\leftarrow$ ah, (E) $\leftarrow$ al (H) $\rightarrow$ ah, (L) $\leftarrow$ al (SPh) $\leftarrow$ ah, (SP <sub>1</sub> ) $\leftarrow$ al	
	DIRECT ADDRESS GROUP			
	3A al ah 32 al ah 2A al ah 22 al ah	LDA addr STA addr LHLD addr SHLD addr	(A) - (addr) (c) (addrs, a) (addr) - (A) (addr + 1) (L) - (addr), (H) - (addr + 1) (addr) - (L), (addr + 1) - (H)	

A580

rlea

rloc

ball.

HEX CODES ———	ASSEMBLER FORM	FUNCTION	- FLAGS-
C3 al ah C2 al ah C3 al ah D3 al ah D4 al ah D5 al ah D6 al ah E7 al ah E7 al ah E8 al ah E9	JMP addr JNZ addr JZ addr JNC addr JC addr JPO addr JPD ADDR JM ADDR J	(PC) ← addr  If Z=0, (PC) ← addr  If Z=1, (PC) ← addr  If CY=0, (PC) ← addr  If CY=1, (PC) ← addr  If P=0, (PC) ← addr  If P=0, (PC) ← addr  If S=0, (PC) ← addr  If S=1, (PC) ←	
CALL GROUP	3) (ne)		
CD al ah CALL - 34 al ah CC al ah DL al ah EL al ah EC al ah FL al ah FC al ah FC al ah	CALL addr CNZ addr CZ addr CNC addr CC addr CPO addr CPE addr CP addr CM addr	(TOS) → (PC), (PC) → addr  If Z=0, (TOS) → (PC), (PC) → addr  If Z=1, (TOS) → (PC), (PC) → addr  If CY=0, (TOS) → (PC), (PC) → addr  If CY=1, (TOS) → (PC), (PC) → addr  If P=0, (TOS) → (PC), (PC) → addr  If P=1, (TOS) → (PC), (PC) → addr  If S=0, (TOS) → (PC), (PC) → addr  If S=0, (TOS) → (PC), (PC) → addr  If S=1, (TOS) → (PC), (PC) → addr	
RETURN GROUP			
C9 C0 C8 D0 D8 E0 E8 F0 F8	RET RNZ RZ RNC RC RPO RPE RP RM	(PC) → (TOS)  If Z=0, (PC) → (TOS)  If Z=1, (PC) → (TOS)  If CY=0, (PC) → (TOS)  If CY=1, (PC) → (TOS)  If P=0, (PC) → (TOS)  If P=1, (PC) → (TOS)  If S=0, (PC) → (TOS)  If S=1, (PC) → (TOS)	
RESTART GROUP			
C7 CF D7 DF E7 FF	RST 0 RST 1 RST 2 RST 3 RST 5 RST 5 RST 6 RST 7	$ \begin{array}{l} (\text{TOS}) \leftarrow (\text{PC}), (\text{PC}) \leftarrow 0_{16} \\ (\text{TOS}) \leftarrow (\text{PC}), (\text{PC}) \leftarrow 8_{16} \\ (\text{TOS}) \leftarrow (\text{PC}), (\text{PC}) \leftarrow 10_{16} \\ (\text{TOS}) \leftarrow (\text{PC}), (\text{PC}) \leftarrow 18_{16} \\ (\text{TOS}) \leftarrow (\text{PC}), (\text{PC}) \leftarrow 20_{16} \\ (\text{TOS}) \leftarrow (\text{PC}), (\text{PC}) \leftarrow 20_{16} \\ (\text{TOS}) \leftarrow (\text{PC}), (\text{PC}) \rightarrow 30_{16} \\ (\text{TOS}) \leftarrow (\text{PC}), (\text{PC}) \rightarrow 38_{16} \\ \end{array} $	
ROTATE/CONTROL/ SPECIAL G	ROUP		
07 0F γ ν ε α 17 1F 00 76	RLC RRC RAL RAR NOP HLT	$(A_{n+1}) \leftarrow (A_n), (A_0) \leftarrow (A_7), (CY) \leftarrow (A_7)$ $(A_n) \leftarrow (A_{n+1}), (A_7) \leftarrow (A_0), (CY) \leftarrow (A_0)$ $(A_{n+1}) \leftarrow (A_n), (A_0) \leftarrow (CY), (CY) \leftarrow (A_7)$ $(A_n) \leftarrow (A_{n+1}), (A_7) \leftarrow (CY), (CY) \leftarrow (A_0)$ No operation Processor stopped until interrupt or	
F3 FB E3 E3 E4 E4(SP) E8 E8 EX E4(SP) E8 EX E4(SP) E8 E7	DI EI XTHL SPHL XCHG DAA CMA STC CMC	reset. Interrupts disabled Interrupts enabled after next instruction (L) ((SP)), (H) ((SP)+1) (SP) (H) (L) (H) (D), (L) (E) Decimal adjust accumulator (A) (A) (CY) 1 (CY) (CY)	

# MACRO'S.

HEX CODES——	- ASSEMBLER FORM	FUNCTION	-FLAGS-  S Z AC P CY
32 06 98 3A 00 98 32 07 98 3A 01 98 32 09 98 32 0A 98 32 0B 98 32 0C 98 32 0C 98 32 0D 98 34 03 98 32 04 98 32 05 98 34 02 98 36 05 98 37 05 98 38 08 98	STXMT LDRCV STOUT LDIN STTIM 1 STTIM 2 STTIM 3 STTIM 4 STTIM 5 LDSTA STTCM STCRR LDIPR STIMR	(Transmit buffer) → (A) (A) → (Receive buffer) (output port) → (A) (A) → (input port) (Timer 1) → (A) (Timer 2) → (A) (Timer 3) → (A) (Timer 4) → (A) (Timer 5) → (A) (Timer 5) → (A) (A) → (TICC status) (TICC Command) → (A) (Rate register) → (A) (A) → (Interrupt pending) (Intr. Mask reg.) → (A)	
GIC GROUP			
3E cd 32 03 1C 3E cc 32 03 1C 3E cs 32 03 1C 3A 0m 1C 32 0m 1C 3A 0m 5C 32 0m 5C	GICC am, bm BCLR n BSET n LDGI m STGI m LDGIS m STGIS m	(GICC Cmd reg) — cd;cd=80+8 * am+bm (P2Bn) — 0;cc=2*n (P2Bn) — 1;cs=2*n+1 (A) — (Port m) (Port m) — (A) (A) — (Port m) (Port m) — (A)	

1

# 6 O INITIALIZATION OF THE DCE

po IT !

The DCE contains an automatic power-on reset feature. When power is applied to the DCE, the following conditions are established:

- \* 8080 CPU Program Counter is set to zero. N
- ° 8080 CPU Interrupts are disabled.
- All GIC ports are in input mode (high impedance state).
- \* All TICC registers contain random values.
- All RAM memory locations contain random values.
- 8080 CPU Registers, Accumulator, Flags, and Stack
   Pointer contain random values.

After Reset, the program will start executing, starting at memory address 0000 (F000 for DCE-LSA systems). The first few program steps must load the control registers of the GIC and TICC with appropriate values in order to set up the desired DCE configuration.

The TICC device does not have a hardware Reset signal. It must be Reset by software, via Bit 0 of its Command Register. After Poweron reset, this reset bit in the TICC Command Register may not necessarily be zero. It must be cleared, and then set to ensure correct TICC Reset.

The following steps must be included in the initialization sequence of the users program (unless program is entered via DCE Utility Program):

- 1. Clear TICC Interrupt Mask Register to zero.
- 2. Clear TICC Command Register to zero.
- Delay 1 second (nominal) while the Reset line settles for Real-World interface cards connected to the DCE-BUS. This may be omitted if no Real-World cards are present.

- 4. Initialize the TICC by loading the TICC Command Register with a value having Bit 0 equal to 1 and Bits 4 to 7 equal to zero.

  Select Bits 1,2,3 for conditions desired, (see Section 3.4.2).
- 5. Load the TICC Communications Rate Register to set the desired Baud rate and the number of stop bits (see Section 3.4.3).
- Load the TICC Interrupt Mask Register to enable desired interrupts (see Figure 6-2). Logical one in a bit position enables the corresponding interrupt.
- .. Configure the GIC for the desired I/O mode (see Section 2.7.2).
- 8. Initialize the Stack Pointer. Load a value one greater than the highest RAM location (1200H for DCE-1 and 1800H for DCE-2). The first byte pushed on to the Stack will then be saved in the highest RAM location, since the Stack Pointer is decremented before data or an address is pushed on to the Stack.
- 9. Enable 8080 CPU interrupts, if desired.

# 5. 6. 1 A Typical DCE Start-Up Sequence

The following is a typical initialization procedure starting at address 0000.

	JMP	INIT	
INIT:	XRA	A	
	STIMR		zero interrupt mask register.
	STTCM		zero TICC command register. delay about 1 second
	LXI	H,0FFFFH	
DELAY:	LXI	D,OFFFFH	D,E = -1
	DAD	D	MI-ML+0E
	JC	DELAY	
		000	0 1101
	MVI	A,0DH	reset TICC, select IN7 and interrupt ack. enable
	STTCM		
	MVI	A,1	select 110 Baud, 2 stop bits
	STCRR		
	MVI	A,0C0H	enable IN7 and timer 4 interrupts
	STIMR		
	GICC	1,0	configure GIC ports
	LXI	SP,1800H	initialize Stack Pointer (DCE-2)
	EI		enable CPU interrupts

After execution of this program segment, the TICC will be configured for operation with interrupts. IN7 is selected instead of Timer 5 as the interrupt 7 source. The serial I/O is programmed for 110 Baud with 2 stop bits. The interrupt mask register is programmed to pass interrupt no. 6 and 7 (see Figure 6-2). GIC Ports 0,1,2 (B0-B3) are configured as output, Port 2 (B4-B7) as input.

The first instruction at address 0000 in the previous example program is a Jump. It is necessary because address space from 0000 to 0008 (in PROM) is the interrupt 0 vector area. If none of the interrupts are used, this Jump instruction is not necessary, and the program could start directly at address 0000.

If Timer 1 is to be used, the program segment starting at address 0000 must first determine whether a power-on reset or a time-out has occurred. It can then jump to the initialization routine or Timer 1 service routine accordingly. One possible technique for realizing such a scheme is explained at the end of Section 3.2.2.

Note: All DCE Utility programs perform the DCE start-up procedure during initialization. If, subsequently, the user program performs a software reset of TICC via the reset bit (bit 0) of the TICC Command Register, then all other TICC registers must be re-initialized to desired values.

# 5.7 PROGRAMMING DCE FOR REAL-TIME MESSAGE TRANSFER

### 5.7.1 INTRODUCTION

One of the most important features of the DCE is the interrupt controlled serial communications I/O circuits. These circuits allow the DCE to input and output variable length messages on a character-by-character basis simultaneously, while executing programs that realize the work for which it is directed. In other words, the DCE can communicate in real time with other computers, remote printers, data acquisition devices and with other DCE cards.

In a typical application the DCE must control an isolated process, collect data, and transmit messages to a central computer system for further data processing. In turn, it must receive the control parameters from the central system to adjust its control function accordingly. In such an application both the serial input and output must simultaneously co-exist. Also, the length of the input and output messages can be variable and under the control of both the programmer and the input source. Furthermore, the DCE must continue its control function to which it is dedicated.

## 5.7.2 ARCHITECTURE

To realize simultaneous message transfer and control program execution, the TICC must be programmed to interrupt the CPU each time a character has been sent and each time a character has been received. This can be realized by setting up the TICC mask register to pass interrupts 4 and 5 (load logical ONE into bit positions 4 and 5) and starting the interrupt service routines in the corresponding PROM vector area (section 3. 2.1 on page 3-10).

The routines needed to realize this application are: Message Initialization routine, Input Driver Routine and Output Driver Routine. The Message Initialization Routine is contained within the mainline control program. The Input and Output Driver Routines are interrupt driven.

# 5.7.2.1 Message Initialization Routine

The purpose of the message initialization routine is to initialize the control parameters needed by the Input and Output Driver Routines each time the main-line program desires to transmit a message or receive a message on the serial ports of the TICC. In our example the control parameters are: message length, first-character address of outgoing message, first-character storage address of incoming message.

An additional task of the Message Initialization Routine is to call the Output Driver Routine once each time a message unit is to be transmitted. This action causes the Driver to transmit the first character. The Driver will be activated by the TICC transmit-buffer-empty interrupt to transmit the rest of the characters.

# 5.7.2.2 Output Driver Routine

The task of the Output Driver Routine is to respond to the transmit-bufferempty interrupt generated by the TICC, to send out the next character in the message string, to check if there are more characters to be transmitted, and to turn off the output message active flag that was set by the Message Initialization Routine.

# 5.7.2.3 Input Driver Routine

The task of the Input Driver Routine is to respond to the receiver-buffer-loaded interrupt generated by the TICC, to store the received character into the next sequential message storage location, to realize that the end of message has occurred, and to turn off the input message active flag that was set by the Message Initialization Routine.

#### 5.7.3 DESIGN

# 5.7.3.1 Message Initialization Routine

The Message Initialization Routine is initiated by the main-line program under execution in the DCE at a moment when it wishes to send a message or receive a message on the serial ports of the DCE. Illustrated in Fig. 5-1, page 5-15 is a flow diagram of the Message Initialization Routine.

When the main program is ready to send or receive a message string via the TICC serial port it must first check if the appropriate routine is free, or if it is still engaged in transmitting or receiving a previous message. The main program does this by examining the appropriate message active flag. If it is not set, the respective driver routines are free. In this case it places the address of the first string character and the message length into a predetermined location in the RAM memory. It then sets the appropriate message active flag and initiates execution of the first character.

# 5.7.3.2 Output Driver Routine

The Output Driver Routine is initiated by recognition of the interrupt by the TICC after it has completed the output of a character. Illustrated in Fig.5-2, page 5-16 is a flow diagram of the Output Driver Routine.

The output routine sends the character from the address specified in the length register to the TICC transmitter register, it then checks if there are more characters to be sent and returns control to the interrupted program. While the TICC is shifting out the character, the DCE continues with the main program.

When the transmitter register is empty the TICC interrupts the CPU and returns control to the output driver routine for transmitting the next character. When all the characters have been transmitted the output routine resets the OUT MSG flag as an indication to the main program that it is possible to accept the next desired message. Note that when the TICC interrupts the CPU after the last character, the output routine, receiving the command, sees the OUT MSG flag reset and returns control to the main program immediately.




Figure 5-1 Message Initialization Routine Flow Chart




Figure 5-2 Output Driver Routine Flow Chart

# 5.7.3.3 Input Driver Routine

The Input Driver Routine is initiated by the recognition of an interrupt by the TICC after it has received a character from the serial input port.

Illustrated in Fig. 5-3, page 5-18 is a flow diagram of the Input Driver Routine.

The input routine is called automatically by the TICC when it has received a character from the serial input port. It then checks to see if the character is a special end-of-message character. (The end of message character may be any character desired by the programmer, although it is not necessary to have it at all). If the character is the special end of message character, the input routine clears the Input -message-active flag and returns control to the main-line program. When the end of message has not been specified, the input routine stores the received character into the memory location indicated by the contents of the ILOC register and increments the ILOC register to set up the address for the next coming character of the message. The input routine then decrements the length register and checks to determine if all allowable characters have been received. In the event that this condition is true, the input routine clears the Input-message-active flag and transfers control to the main-line program. In the event that this is false it simply transfers control back to the main-line program.




Figure 5-3 Input Driver Routine Flow Chart