TSX P57 0244 processors
(Original Document)
TSX P57 0244 Processors
The following table gives the general characteristics of the TSX P 57 0244 processors.
Characteristics
TSX P57 0244
Maximum configuration
Maximum number of TSX RKY 12EX racks
1
Maximum number of TSX RKY 4EX/6EX/8EX racks
1
Maximum number of slots
10
Maximum number of simultaneous communication EF
16
Functions
Maximum number of channels
In-rack discrete I/O
256
In-rack analog I/O
12
Expert (counting, axis, etc.)
4
Maximum number of connections
Built-in Uni-Telway (terminal port)
1
Network (ETHWAY, Fipway, Modbus Plus)
1
Master Fipio (built-in)
-
Third party field bus
-
AS-i field bus
1
Savable real-time clock
yes
Memory
Savable internal RAM
96K8
PCMCIA memory card (maximum capacity)
128K8
Application structure
Master task
1
Fast task
1
Event processing (1 has priority)
32
Application code execution speed:
Internal RAM
100% Boolean
4.76 Kins/ms (1)
65% Boolean + 35% digital
3.57 Kins/ms (1)
PCMCIA card
100% Boolean
3.10 Kins/ms (1)
65% Boolean + 35% digital
2.10 Kins/ms (1)
Execution time
Basic Boolean instruction
0.19/0.25 μs (2)
Basic digital instruction
0.25/0.50 μs (2)
Floating point instruction
1.75/3.30 μs (2)
System overhead
Master task
1 ms
Fast task
0.30 ms
(1) Kins: 1024 instructions (list)
(2) The first value corresponds to the execution time when the application is in the processor's internal RAM, the second value corresponds to the execution time when the application is in a PCMCIA card.