TSX P57 354 processors
(Original Document)
TSX P57 354 Processor
The following table gives the general characteristics of the TSX P57 354 processor.
Characteristics
TSX P57 354
Maximum configuration
Maximum number of TSX RKY 12EX racks
8
Maximum number of TSX RKY 4EX/6EX/8EX racks
16
Maximum number of slots
111
Maximum number of simultaneous communication EF
48
Functions
Maximum number of channels
In-rack discrete I/O
1024
In-rack analog I/O
128
Application
32
Maximum number of connections
Built-in Uni-Telway (terminal port)
1
Network (ETHWAY, Fipway, Modbus Plus)
3
Master Fipio (built-in): No. of devices
127
Third party field bus
3
AS-i field bus
8
Savable real-time clock
yes
Process control channels
15
Process control loops
45
Memory
Savable internal RAM
208K8
PCMCIA memory card (maximum capacity)
1792K8
Application structure
Master task
1
Fast task
1
Event processing (1 has priority)
64
Application code execution speed
Internal RAM
100% Boolean
6.67 Kins/ms (1)
65% Boolean + 35% digital
4.76 Kins/ms (1)
PCMCIA card
100% Boolean
4.55 Kins/ms (1)
65% Boolean + 35% digital
3.13 Kins/ms (1)
Execution time
Basic Boolean instruction
0.12/0.17 μs (2)
Basic digital instruction
0.17/0.33 μs (2)
Floating point instruction
1.75/3.0 μs
System overhead
Master task
1 ms
Fast task
0.35 ms
(1) Kins: 1024 instructions (list)
(2) The first value corresponds to the execution time when the application is in the processor's internal RAM, the second value corresponds to the execution time when the application is in a PCMCIA card.