TSX P57 254 processors
(Original Document)
TSX P57 254 processor
The following table gives the general characteristics of the TSX P57 254 processor.
Characteristics
TSX P57 254
Maximum configuration
Maximum number of TSX RKY 12EX racks
8
Maximum number of TSX RKY 4EX/6EX/8EX racks
16
Maximum number of slots
111
Maximum number of simultaneous communication EF
32
Functions
Maximum number of channels
In-rack discrete I/O
1024
In-rack analog I/O
80
Expert
24
Maximum number of connections
Built-in Uni-Telway (terminal port)
1
Network (ETHWAY, Fipway, Modbus Plus)
2
Fipio master (built-in), number of devices
127
Third party field bus
1
AS-i field bus
4
Savable real-time clock
yes
Process control channel
10
Process control loops
30
Memory
Savable internal RAM
192K8
PCMCIA memory card (maximum capacity)
768K8
Application structure
Master task
1
Fast task
1
Event processing (1 has priority)
64
Application code execution speed
Internal RAM
100% Boolean
4.76 Kins/ms (1)
65% Boolean + 35% digital
3.57 Kins/ms (1)
PCMCIA card
100% Boolean
3.70 Kins/ms (1)
65% Boolean + 35% digital
2.50 Kins/ms (1)
Execution time
Basic Boolean instruction
0.19/0.21 μs (2)
Basic digital instruction
0.25/0.42 μs (2)
Floating point instruction
1.75/3.0 μs (2)
System overhead
MAST task
without using the Fipio bus
1 ms
using the Fipio bus
1 ms
FAST task
0.35 ms
(1) Kins: 1024 instructions (list)
(2) The first value corresponds to the execution time when the application is in the processor's internal RAM, the second value corresponds to the execution time when the application is in a PCMCIA card.